National Semiconductor

74LVT373 **3.3V ABT Octal Transparent Latch** with TRI-STATE® Outputs

General Description

The LVT373 consists of eight latches with TRI-STATE outputs for bus organized system applications. The latches appear transparent to the data when Latch Enable (LE) is HIGH. When LE is low, the data satisfying the input timing requirements is latched. Data appears on the bus when the Output Enable (OE) is LOW. When OE is HIGH, the bus output is in the high impedance state.

These octal latches are designed for low-voltage (3.3V) V_{CC} applications, but with the capability to provide a TTL interface to a 5V environment. The LVT373 is fabricated with an advanced BiCMOS technology to achieve high speed operation similar to 5V ABT while maintaining a low power dissipation

Features

■ Input and output interface capability to systems at 5V Vcc

ADVANCE INFORMATION

November 1995

- Bus-Hold data inputs eliminate the need for external pull-up resistors to hold unused inputs
- Live insertion/extraction permitted
- Power Up/Down high impedance provides glitch-free bus loading
- Outputs source/sink -32 mA/+64 mA
- Available in SOIC JEDEC, SOIC EIAJ, TSSOP and SSOPII
- Functionally compatible with the 74 series 373



Connection Diagram

4LVT373 3.3V ABT Octal Transparent Latch with TRI-STATE Outputs

Functional Description

The LVT373 contains eight D-type latches with TRI-STATE standard outputs. When the Latch Enable (LE) input is HIGH, data on the D_n inputs enters the latches. In this condition the latches are transparent, i.e., a latch output will change state each time its D input changes. When LE is LOW, the latches store the information that was present on the D inputs a setup time preceding the HIGH-to-LOW transition of LE. The TRI-STATE standard outputs are controlled by the Output Enable (\overline{OE}) input. When \overline{OE} is LOW, the standard outputs are in the 2-state mode. When \overline{OE} is HIGH, the standard outputs are in the high impedance mode but this does not interfere with entering new data into the latches.

Logic Diagram

Truth Table

Inputs			Outputs
LE	ŌĒ	D _n	On
Х	Н	Х	Z
н	L	L	L
н	L	н	н
L	L	Х	O ₀

H = HIGH Voltage Level

L = LOW Voltage Level Z = High Impedance

X = Immaterial

 $O_0 = Previous O_0$ before HIGH to LOW transition of Latch Enable











National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.

This datasheet has been download from:

www.datasheetcatalog.com

Datasheets for electronics components.