FAIRCHILD

SEMICONDUCTOR

March 2002 Revised June 2002 74LVT32245 • 74LVTH32245 Low Voltage 32-Bit Transceiver with 3-STATE Outputs

74LVT32245 • 74LVTH32245 Low Voltage 32-Bit Transceiver with 3-STATE Outputs

General Description

The LVT32245 and LVTH32245 contain thirty-two noninverting bidirectional buffers with 3-STATE outputs and are intended for bus oriented applications. The devices are byte controlled. Each byte has separate control inputs which can be shorted together for full 32-bit operation. The T/R inputs determine the direction of data flow through the device. The OE inputs disable both the A and B ports by placing them in a high impedance state.

The LVTH32245 data inputs include bushold, eliminating the need for external pull-up resistors to hold unused inputs.

These non-inverting transceivers are designed for low voltage (3.3V) V_{CC} applications, but with the capability to provide a TTL interface to a 5V environment. The LVT32245 and LVTH32245 are fabricated with an advanced BiCMOS technology to achieve high speed operation similar to 5V ABT while maintaining low power dissipation.

Features

- Input and output interface capability to systems at 5V V_{CC}
- Bushold data inputs eliminate the need for external pull-up resistors to hold unused inputs (74LVTH32245), also available without bushold feature (74LVT32245).
- Live insertion/extraction permitted
- Power Up/Down high impedance provides glitch-free bus loading
- Outputs source/sink -32 mA/+64 mA
- ESD performance:
- Human-body model > 2000V Machine model > 200V Charged-device model > 1000V
- Packaged in plastic Fine-Pitch Ball Grid Array (FBGA)


Ordering Code:

Order Number	Package Number	Package Description
74LVT32245G (Note 1)(Note 2)	BGA96A (Preliminary)	96-Ball Fine-Pitch Ball Grid Array (FBGA), JEDEC MO-205, 5.5mm Wide
74LVTH32245G (Note 1)(Note 2)	BGA96A	96-Ball Fine-Pitch Ball Grid Array (FBGA), JEDEC MO-205, 5.5mm Wide

Note 1: Ordering code "G" indicates Travs.

Note 2: Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code

Logic Symbol



© 2002 Fairchild Semiconductor Corporation DS500433

Connection	Diagram
	123456
A	000000
Ĥ	000000
U	000000
Ω	000000
ш	000000
ш	000000
ប	000000
Т	000000
٦	000000
¥	000000
L	000000
Σ	000000
z	000000
<u>د</u>	000000
н	000000
F	000000
·	(Tau Thum)(iou)

(Top Thru View)

Pin Descriptions

Pin Names	Description
OE n	Output Enable Input (Active LOW)
T/R _n	Transmit/Receive Input
A ₀ -A ₃₁	Side A Inputs/3-STATE Outputs
B ₀ -B ₃₁	Side B Inputs/3-STATE Outputs

FBGA Pin Assignments

	1	2	3	4	5	6
Α	B ₁	B ₀	T/R ₁	OE ₁	A ₀	A ₁
В	B ₃	B ₂	GND	GND	A ₂	A ₃
С	В ₅	B ₄	V _{CC1}	V _{CC1}	A ₄	A ₅
D	B ₇	B ₆	GND	GND	A ₆	A ₇
E	B ₉	B ₈	GND	GND	A ₈	A ₉
F	B ₁₁	B ₁₀	V _{CC1}	V _{CC1}	A ₁₀	A ₁₁
G	B ₁₃	B ₁₂	GND	GND	A ₁₂	A ₁₃
н	B ₁₄	B ₁₅	T/R_2	OE ₂	A ₁₅	A ₁₄
J	B ₁₇	B ₁₆	T/R_3	OE ₃	A ₁₆	A ₁₇
K	B ₁₉	B ₁₈	GND	GND	A ₁₈	A ₁₉
L	B ₂₁	B ₂₀	V _{CC2}	V _{CC2}	A ₂₀	A ₂₁
м	B ₂₃	B ₂₂	GND	GND	A ₂₂	A ₂₃
N	B ₂₅	B ₂₄	GND	GND	A ₂₄	A ₂₅
Р	B ₂₇	B ₂₆	V _{CC2}	V _{CC2}	A ₂₆	A ₂₇
R	B ₂₉	B ₂₈	GND	GND	A ₂₈	A ₂₉
Т	B ₃₀	B ₃₁	T/\overline{R}_4	OE ₄	A ₃₁	A ₃₀

Truth Tables

	Inp	uts	Outrasta
	OE ₁	T/R ₁	Outputs
	L	L	Bus B_0-B_7 Data to Bus A_0-A_7
	L	Н	Bus A ₀ –A ₇ Data to Bus B ₀ –B ₇
	Н	Х	HIGH–Z State on A ₀ –A ₇ ,B ₀ –B ₇
1	Inputs		
	inp	uts	
		T/R ₂	Outputs
			Outputs Bus B ₈ -B ₁₅ Data to Bus A ₈ -A ₁₅
	OE ₂		
	OE ₂	T/R ₂	Bus B ₈ –B ₁₅ Data to Bus A ₈ –A ₁₅


Inp	uts	Ortente						
\overline{OE}_3	T/R ₃	Outputs						
L	L	Bus B_{16} – B_{23} Data to Bus A_{16} – A_{23}						
L	Н	Bus A_{16} - A_{23} Data to Bus B_{16} - B_{23}						
Н	Х	HIGH–Z State on A ₁₆ –A ₂₃ ,B ₁₆ –B ₂₃						
Inputs \overline{OE}_4 T/ \overline{R}_4		Outputs						
		Outputs						
4	I/R_4							
L	L	Bus B_{24} - B_{31} Data to Bus A_{24} - A_{31}						
L L	L H	Bus B_{24} - B_{31} Data to Bus A_{24} - A_{31} Bus B_{24} - A_{31} Data to Bus B_{24} - B_{31}						


H = HIGH Voltage Level L = LOW Voltage Level X = Immaterial Z = High Impedance


Functional Description

The LVT32245 and LVTH32245 contain thirty-two non-inverting bidirectional buffers with 3-STATE outputs. The device is byte controlled with each byte functioning identically, but independent of the other. The control pins can be shorted together to obtain 16-bit or full 32-bit operation.

Logic Diagrams







 V_{CC1} is associated with Bytes 1 and 2.

 $\rm V_{\rm CC2}$ is associated with Bytes 3 and 4.

Note: Please note that these diagrams are provided only for the understanding of logic operations and should not be used to estimate propagation delays.

Absolute Maximum Ratings(Note 3)

Symbol	Parameter	Value	Conditions	Units
V _{CC}	Supply Voltage	-0.5 to +4.6		V
VI	DC Input Voltage	-0.5 to +7.0		V
Vo	Output Voltage	-0.5 to +7.0	Output in 3-STATE	V
		-0.5 to +7.0	Output in HIGH or LOW State (Note 4)	- V
IK	DC Input Diode Current	-50	V _I < GND	mA
l _{ок}	DC Output Diode Current	-50	V _O < GND	mA
0	DC Output Current	64	Output at HIGH State, V _O > V _{CC}	mA
		128	Output at LOW State, V _O > V _{CC}	
сс	DC Supply Current per Supply Pin	±64		mA
GND	DC Ground Current per Ground Pin	±128		mA
T _{STG}	Storage Temperature Range	-65 to +150		°C

Recommended Operating Conditions

Symbol	Parameter	Min	Max	Units
V _{CC}	Supply Voltage	2.7	3.6	V
VI	Input Voltage	0	5.5	V
I _{OH}	HIGH-Level Output Current		-32	mA
I _{OL}	LOW-Level Output Current		64	mA
T _A	Free-Air Operating Temperature	-40	+85	°C
$\Delta t / \Delta V$	Input Edge Rate, $V_{IN} = 0.8V-2.0V$, $V_{CC} = 3.0V$	0	10	ns/V

Note 3: Absolute Maximum continuous ratings are those values beyond which damage to the device may occur. Exposure to these conditions or conditions beyond those indicated may adversely affect device reliability. Functional operation under absolute maximum rated conditions is not implied. Note 4: I_Q Absolute Maximum Ratings must be observed.

DC Electrical Characteristics

Cumhal	Parameter		Vcc	$T_A = -40^{\circ}C$; to +85°C	Units	Conditions	
Symbol	Paramet	er	(V)	Min	Max	Units	Conditions	
V _{IK}	Input Clamp Diode Volta	ige	2.7		-1.2	V	I _I = -18 mA	
V _{IH}	Input HIGH Voltage		2.7-3.6	2.0		V	$V_0 \le 0.1V$ or	
V _{IL}	Input LOW Voltage		2.7-3.6		0.8	V	$V_{O} \ge V_{CC} - 0.1V$	
V _{OH}	Output HIGH Voltage		2.7–3.6	V _{CC} - 0.2			I _{OH} = -100 μA	
			2.7	2.4		V	$I_{OH} = -8 \text{ mA}$	
		F	3.0	2.0			$I_{OH} = -32 \text{ mA}$	
V _{OL}	Output LOW Voltage		2.7		0.2		I _{OL} = 100 μA	
			2.7		0.5		I _{OL} = 24 mA	
			3.0		0.4	V	$I_{OL} = 16 \text{ mA}$	
			3.0		0.5		I _{OL} = 32 mA	
			3.0		0.55		$I_{OL} = 64 \text{ mA}$	
I _{I(HOLD)}	Bushold Input Minimum Drive		3.0	75		μA	$V_{I} = 0.8V$	
(Note 5)				-75		μΑ	$V_{I} = 2.0V$	
I _{I(OD)}	Bushold Input Over-Driv	'e	3.0	500		μA	(Note 6)	
(Note 5)	Current to Change State	9		-500		μΛ	(Note 7)	
l _l	Input Current		3.6		10		V _I = 5.5V	
		Control Pins	3.6		±1	μA	$V_I = 0V \text{ or } V_{CC}$	
		Data Pins	3.6		-5	μΛ	$V_I = 0V$	
		Data Tilis	5.0		1		$V_I = V_{CC}$	
I _{OFF}	Power Off Leakage Cur	rent	0		±100	μΑ	$0V \le V_I \text{ or } V_O \le 5.5V$	
I _{PU/PD}	Power Up/Down 3-STAT	E	0–1.5		±100	μA	V _O = 0.5V to 3.0V	
	Output Current		0-1.5		±100	μΛ	$V_I = GND \text{ or } V_{CC}$	
I _{OZL}	3-STATE Output Leaka	ge Current	3.6		-5	μΑ	$V_0 = 0.5V$	
I _{OZL} (Note 5)	3-STATE Output Leaka	ge Current	3.6		-5	μΑ	V _O = 0.0V	
I _{OZH}	3-STATE Output Leakag	ge Current	3.6		5	μΑ	V _O = 3.0V	

DC Electrical Characteristics (Continued)

Symbol	Parameter		V _{CC} (V)	$T_A = -40^\circ$	C to +85°C	Units	Conditions	
Symbol				Min	Max	Units		
I _{OZH} (Note 5)	3-STATE Output Leakage	Current	3.6		5	μΑ	V _O = 3.6V	
I _{OZH} +	3-STATE Output Leakage	Current	3.6		10	μΑ	$V_{CC} < V_O \le 5.5V$	
ICCH	Power Supply Current	V_{CC1} or V_{CC2}	3.6		0.19	mA	Outputs HIGH	
I _{CCL}	Power Supply Current	V_{CC1} or V_{CC2}	3.6		5.0	mA	Outputs LOW	
I _{CCZ}	Power Supply Current	V_{CC1} or V_{CC2}	3.6		0.19	mA	Outputs Disabled	
I _{CCZ} +	Power Supply Current	V_{CC1} or V_{CC2}	3.6		0.19	mA	$V_{CC} \le V_O \le 5.5V$,	
							Outputs Disabled	
ΔI_{CC}	Increase in Power Supply Current		3.6		0.2	mA	One Input at V _{CC} – 0.6V	
	(Note 8)	V _{CC1} or V _{CC2}					Other Inputs at V _{CC} or GNE	

Note 5: Applies to bushold versions only (74LVTH32245).

Note 6: An external driver must source at least the specified current to switch from LOW-to-HIGH.

Note 7: An external driver must sink at least the specified current to switch from HIGH-to-LOW.

Note 8: This is the increase in supply current for each input that is at the specified voltage level rather than V_{CC} or GND.

Dynamic Switching Characteristics (Note 9)

Symbol	Parameter	Vcc	$T_A = 25^{\circ}C$		Units	Conditions		
Gymbol	i arameter	(V)	Min	Тур Мах		onits	$\textbf{C}_{\textbf{L}}=\textbf{50}~\textbf{pF},~\textbf{R}_{\textbf{L}}=\textbf{500}\Omega$	
V _{OLP}	Quiet Output Maximum Dynamic V _{OL}	3.3		0.8		V	(Note 10)	
V _{OLV}	Quiet Output Minimum Dynamic V _{OL}	3.3		-0.8		V	(Note 10)	

Note 9: Characterized in SSOP package. Guaranteed parameter, but not tested.

Note 10: Max number of outputs defined as (n). n-1 data inputs are driven 0V to 3V. Output under test held LOW.


AC Electrical Characteristics

Symbol	Desemator	$T_A = -40^{\circ}C$ to $+85^{\circ}C$ $C_L = 50$ pF, $R_L = 500\Omega$					
	Parameter	V _{CC} = 3.	$3V \pm 0.3V$	V _{cc} =	Units		
		Min	Max	Min	Max		
t _{PLH}	Propagation Delay Data to Output	1.5	3.5	1.5	3.9	ns	
t _{PHL}		1.3	3.5	1.3	3.9	115	
t _{PZH}	Output Enable Time	1.5	4.5	1.5	5.3	20	
t _{PZL}		1.6	5.3	1.6	6.9	ns	
t _{PHZ}	Output Disable Time	2.3	5.4	2.3	6.1	ns	
t _{PLZ}		2.2	5.1	2.2	5.4	115	

Capacitance (Note 11)

Symbol	Parameter	Conditions	Typical	Units
C _{IN}	Input Capacitance	$V_{CC} = 0V$, $V_I = 0V$ or V_{CC}	4	pF
CI/O	Input/Output Capacitance	$V_{CC} = 3.0V, V_O = 0V \text{ or } V_{CC}$	8	pF
Note 11: Capacitance is massured at frequency f = 1 MHz, nor ML STD.883. Method 3012				

Note 11: Capacitance is measured at frequency f = 1 MHz, per MIL-STD-883, Method 3012



This datasheet has been download from:

www.datasheetcatalog.com

Datasheets for electronics components.