INTEGRATED CIRCUITS

DATA SHEET

74LVT16646A3.3V ABT 16-bit bus transceiver (3-State)

Product specification Supersedes data of 1994 Jul 25 IC23 Data Handbook





3.3V 16-bit bus transceiver (3-State)

74LVT16646A

FEATURES

- 16-bit universal bus interface
- 3-State buffers
- Output capability: +64mA/-32mA
- TTL input and output switching levels
- Input and output interface capability to systems at 5V supply
- Bus-hold data inputs eliminate the need for external pull-up resistors to hold unused inputs
- Live insertion/extraction permitted
- No bus current loading when output is tied to 5V bus
- Power-up reset
- Power-up 3-State
- Latch-up protection exceeds 500mA per JEDEC Std 17
- ESD protection exceeds 2000V per MIL STD 883 Method 3015 and 200V per Machine Model

DESCRIPTION

The 74LVT16646A is a high-performance BiCMOS product designed for V_{CC} operation at 3.3V.

This device is a 16-bit transceiver featuring non-inverting 3-State bus compatible outputs in both send and receive directions. The control function implementation minimizes external timing requirements. The device features an Output Enable (\overline{OE}) input for easy cascading and a Direction (DIR) input for direction control.

Data on the A or B bus is clocked into the registers on the Low to High transition of the appropriate clock (CPAB or CPBA). The select-control (SAB and SBA) inputs can multiplex stored and real-time (transparent mode data).


QUICK REFERENCE DATA

SYMBOL	PARAMETER	CONDITIONS T _{amb} = 25°C	TYPICAL	UNIT
t _{PLH} t _{PHL}	Propagation delay nAx to nBx or nBx to nAx	$C_L = 50pF;$ $V_{CC} = 3.3V$	1.9	ns
C _{IN}	Input capacitance	$V_1 = 0V \text{ or } 3.0V$	3	pF
C _{I/O}	I/O pin capacitance	Outputs disabled; V _{I/O} = 0V or 3.0V	9	pF
I _{CCZ}	Total supply current	Outputs disabled; V _{CC} = 3.6V	70	μΑ

ORDERING INFORMATION

PACKAGES	TEMPERATURE RANGE	OUTSIDE NORTH AMERICA	NORTH AMERICA	DWG NUMBER
56-Pin Plastic SSOP Type III	-40°C to +85°C	74LVT166646A DL	VT16646A DL	SOT371-1
56-Pin Plastic TSSOP Type II	-40°C to +85°C	74LVT16646A DGG	VT16646A DGG	SOT364-1


LOGIC SYMBOL (IEEE/IEC)




3.3V 16-bit bus transceiver (3-State)

74LVT16646A

PIN CONFIGURATION



LOGIC SYMBOL




PIN DESCRIPTION

PIN DESCRIPTION				
PIN NUMBER	SYMBOL	NAME AND FUNCTION		
2, 55, 27, 30	1CPAB, 1CPBA, 2CPAB, 2CPBA	Clock input A to B / Clock input B to A		
3, 54, 26, 31	1SAB, 1SBA, 2SAB, 2SBA	Select input A to B / Select input B to A		
1, 28	1DIR, 2DIR	Direction control inputs		
5, 6, 8, 9, 10, 12, 13, 14 15, 16, 17, 19, 20, 21, 23, 24	1A0 - 1A7, 2A0 - 2A7	Data inputs/outputs (A side)		
52, 51, 49, 48, 47, 45, 44, 43 42, 41, 40, 38, 37, 36, 34, 33	1B0 - 1B7, 2B0 - 2B7	Data inputs/outputs (B side)		
56, 29	1 OE , 2 OE	Output enable inputs		
4, 11, 18, 25, 32, 39, 46, 53	GND	Ground (0V)		
7, 22, 35, 50	V _{CC}	Positive supply voltage		

3.3V 16-bit bus transceiver (3-State)

74LVT16646A


The following examples demonstrate the four fundamental bus-management functions that can be performed with the 74LVT16646A.



3.3V 16-bit bus transceiver (3-State)

74LVT16646A

LOGIC DIAGRAM



FUNCTION TABLE

	INPUTS						A I/O	ODED ATIMO MODE
nOE	nDIR	nCPAB	nCPBA	nSAB	nSBA	nAx	nBx	OPERATING MODE
Х	Х	1	Х	Х	Х	Input	Unspecified output*	Store A, B unspecified
Х	Х	Х	1	Х	Χ	Unspecified output*	Input	Store B, A unspecified
H H	X X	↑ H or L	↑ H or L	X	X X	Input	Input	Store A and B data Isolation, hold storage
L L	L L	X X	X H or L	X	L H	Output	Input	Real time B data to A bus Stored B data to A bus
L L	H H	X H or L	X X	L H	X X	Input	Output	Real time A data to B bus Stored A data to B bus

H = High voltage level

L = Low voltage level

X = Don't care

= Low-to-High clock transition

The data output function may be enabled or disabled by various signals at the nOE input. Data input functions are always enabled, i.e., data at the bus pins will be stored on every Low-to-High transition of the clock.

3.3V 16-bit bus transceiver (3-State)

74LVT16646A

ABSOLUTE MAXIMUM RATINGS1, 2

SYMBOL	PARAMETER	CONDITIONS	RATING	UNIT	
V _{CC}	DC supply voltage		-0.5 to +4.6	V	
I _{IK}	DC input diode current	V _I < 0	-50	mA	
VI	DC input voltage ³		-0.5 to +7.0	V	
lok	DC output diode current	V _O < 0	-50	mA	
V _{OUT}	DC output voltage ³	Output in Off or High state	-0.5 to +7.0	V	
	DC output ourrent	Output in Low state	128	4	
lout	DC output current	Output in High state	-64	mA	
T _{stg}	Storage temperature range		-65 to +150	°C	

NOTES:

RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	LIN	LIMITS			
STIMBUL	PARAMETER	MIN	MAX	UNIT		
V _{CC}	DC supply voltage	2.7	3.6	V		
VI	Input voltage	0	5.5	V		
V _{IH}	High-level input voltage	2.0		V		
V_{IL}	Input voltage		0.8	V		
I _{OH}	High-level output current		-32	mA		
	Low-level output current		32			
l _{OL}	Low-level output current; current duty cycle ≤ 50%; f ≥ 1kHz		64	mA		
Δt/Δν	Input transition rise or fall rate; Outputs enabled		10	ns/V		
T _{amb}	Operating free-air temperature range	-40	+85	°C		

Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the
device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to
absolute-maximum-rated conditions for extended periods may affect device reliability.

^{2.} The performance capability of a high-performance integrated circuit in conjunction with its thermal environment can create junction temperatures which are detrimental to reliability. The maximum junction temperature of this integrated circuit should not exceed 150°C.

^{3.} The input and output negative voltage ratings may be exceeded if the input and output clamp current ratings are observed.

3.3V 16-bit bus transceiver (3-State)

74LVT16646A

DC ELECTRICAL CHARACTERISTICS

					LIMITS		
SYMBOL	PARAMETER	TEST CONDITIONS		Temp =	-40°C to	+85°C	UNIT
			MIN	TYP ¹	MAX		
V _{IK}	Input clamp voltage	V _{CC} = 2.7V; I _{IK} = -18mA			-0.85	-1.2	V
		$V_{CC} = 2.7 \text{ to } 3.6 \text{V}; I_{OH} = -100 \mu\text{A}$	V _{CC} -0.2	V _{CC}			
V _{OH}	High-level output voltage	V _{CC} = 2.7V; I _{OH} = -8mA		2.4	2.5		V
		$V_{CC} = 3.0V; I_{OH} = -32mA$		2.0	2.3		
		$V_{CC} = 2.7V; I_{OL} = 100\mu A$.07	0.2	
		V _{CC} = 2.7V; I _{OL} = 24mA			.03	0.5	
V _{OL}	Low-level output voltage	V _{CC} = 3.0V; I _{OL} = 16mA			0.25	0.4	V
		V _{CC} = 3.0V; I _{OL} = 32mA			0.3	0.5	
		V _{CC} = 3.0V; I _{OL} = 64mA		0.4	0.55		
V _{RST}	Power-up output low voltage ⁵	$V_{CC} = 3.6V$; $I_{O} = 1$ mA; $V_{I} = GND$ or V_{CC}			0.55	V	
		$V_{CC} = 3.6V$; $V_I = V_{CC}$ or GND	Occident a local		0.1	±1	
		V _{CC} = 0 or 3.6V; V _I = 5.5V	Control pins		0.1	10	
II	Input leakage current	V _{CC} = 3.6V; V _I = 5.5V			0.1	20	μΑ
		V _{CC} = 3.6V; V _I = V _{CC}	I/O Data pins ⁴		0.5	10	
		V _{CC} = 3.6V; V _I = 0	1		0.1	-5	
I _{OFF}	Output off current	$V_{CC} = 0V; V_{I} \text{ or } V_{O} = 0 \text{ to } 4.5V$			0.1	±100	μΑ
		V _{CC} = 3V; V _I = 0.8V		75	130		
I _{HOLD}	Bus Hold current A or B outputs ⁷	V _{CC} = 3V; V _I = 2.0V		-75	-140		μΑ
	1000	$V_{CC} = 0V \text{ to } 3.6V; V_{CC} = 3.6V$		±500			
I _{EX}	Current into an output in the High state when $V_O > V_{CC}$	V _O = 5.5V; V _{CC} = 3.0V			50	125	μΑ
I _{PU/PD}	Power up/down 3-State output current ³	$V_{CC} \le 1.2V$; $V_O = 0.5V$ to V_{CC} ; $V_I = GNE$ OE/OE = Don't care	or V _{CC} ;		35	±100	μА
I _{CCH}		$V_{CC} = 3.6V$; Outputs High, $V_I = GND$ or		0.07	0.12		
I _{CCL}	Quiescent supply current	$V_{CC} = 3.6V$; Outputs Low, $V_I = GND$ or $V_{CC} = 3.6V$		4.9	6	mA	
I _{CCZ}	1	V _{CC} = 3.6V; Outputs Disabled; V _I = GNE	O or V_{CC} , $I_{O} = 0^{6}$		0.07	0.12	
Δl _{CC}	Additional supply current per input pin ²	V_{CC} = 3V to 3.6V; One input at V_{CC} -0.6\ Other inputs at V_{CC} or GND	/,		0.1	0.2	mA

NOTES:

- All typical values are at V_{CC} = 3.3V and T_{amb} = 25°C.
 This is the increase in supply current for each input at the specified voltage level other than V_{CC} or GND.
 This parameter is valid for any V_{CC} between 0V and 1.2V with a transition time of up to 10msec. From V_{CC} = 1.2V to V_{CC} = 3.3V ± 0.3V a. transition time of 100µsec is permitted. This parameter is valid for T_{amb} = 25°C only.
 Unused pins at V_{CC} or GND.
- 5. For valid test results, data must not be loaded into the flip-flops (or latches) after applying power.
- 6. I_{CCZ} is measured with outputs pulled to V_{CC} or GND.
 7. This is the bus hold overdrive current required to force the input to the opposite logic state.

3.3V 16-bit bus transceiver (3-State)

74LVT16646A

AC CHARACTERISTICS

GND = 0V; $t_R = t_F$ = 2.5ns; C_L = 50pF; R_L = 500 Ω ; T_{amb} = -40°C to +85°C.

				L	MITS			
SYMBOL	PARAMETER	WAVEFORM	Vc	_C = 3.3V ±0	.3V	V _{CC} = 2.7V	UNIT	
			MIN	MIN TYP ¹		MAX	1	
f _{MAX}	Maximum clock frequency	1	150				MHz	
t _{PLH} t _{PHL}	Propagation delay nAx to nBx or nBx to nAx	2 3	0.5 0.5	1.9 1.9	3.7 3.7	4.3 4.4	ns	
t _{PLH} t _{PHL}	Propagation delay nCPAB to nBx or nCPBA to nAx	1	1.5 1.5	2.7 2.4	4.5 4.5	5.3 5.2	ns	
t _{PLH} t _{PHL}	Propagation delay nSAB to nBx or nSBA to nAx	2	1.0 1.0	2.5 2.8	4.9 4.9	5.7 5.7	ns	
t _{PZH} t _{PZL}	Output enable time to High and Low level	5 6	1.0 1.0	2.7 2.5	4.3 4.4	5.1 5.2	ns	
t _{PHZ} t _{PLZ}	Output disable time from High and Low Level	5 6	1.5 1.5	3.2 2.9	5.2 4.6	5.5 4.7	ns	
t _{PZH} t _{PZL}	Output Enable time nDIR to nAx or nBx	5 6	1.0 1.0	2.9 2.8	4.5 4.6	5.3 5.3	ns	
t _{PHZ} t _{PLZ}	Output Disable time nDIR to nAx or nBx	5 6	1.0 1.0	3.1 2.9	5.7 5.2	6.6 5.7	ns	

NOTE:


AC SETUP REQUIREMENTS

GND = 0V; $t_R = t_F = 2.5 ns$; $C_L = 50 pF$, $R_L = 500 \Omega$; $T_{amb} = -40 ^{\circ} C$ to $+85 ^{\circ} C$.


SYMBOL	PARAMETER	WAVEFORM	V _{CC} = 3.3	3V ±0.3V	V _{CC} = 2.7V	UNIT		
			MIN	TYP	MIN			
ts(H) ts(L)	Setup time, High or Low nAx to nCPAB or nBx to nCPBA	4	1.0 1.9	0.6 0.4	1.1 2.4	ns		
th(H) th(L)	Hold time, High or Low nAx to nCPAB or nBx to nCPBA	4	1.0 1.0	0.4 0.5	1.0 1.0	ns		
tw(H) tw(L)	Pulse width, High or Low nCPAB or nCPBA	1	2.6 2.8	2.2 2.4	2.6 2.8	ns		

AC WAVEFORMS

 $V_{M} = 1.5V_{.} V_{IN} = GND \text{ to } 2.7V$



Waveform 1. Propagation Delay, Clock Input to Output, Clock Pulse Width, and Maximum Clock Frequency




Waveform 2. Propagation Delay, nSAB to nBx or nSBA to nAx, nAx to nBx or nBx to nAx


^{1.} All typical values are at V_{CC} = 3.3V and T_{amb} = 25°C.

3.3V 16-bit bus transceiver (3-State)


74LVT16646A




Waveform 3. Propagation Delay, nSBA to nAx or nSAB to nBx



Waveform 4. Data Setup and Hold Times




Waveform 5. 3-State Output Enable Time to High Level and Output Disable Time from High Level



Waveform 6. 3-State Output Enable Time to Low Level and Output Disable Time from Low Level

TEST CIRCUIT AND WAVEFORMS



TEST	SWITCH
t _{PHZ} /t _{PZH}	GND
t _{PLZ} /t _{PZL}	6V
t _{PLH} /t _{PHL}	open

DEFINITIONS

R_L = Load resistor; see AC CHARACTERISTICS for value.

 $C_L = Load$ capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.

 $\label{eq:RT} R_T = \quad \text{Termination resistance should be equal to Z_{OUT} of pulse generators.}$

FAMILY	INPUT PULSE REQUIREMENTS										
	Amplitude	Rep. Rate	t _W	t _R	t _F						
74LVT16	2.7V	≤10MHz	500ns	≤2.5ns	≤2.5ns						

Input Pulse Definition


SW00003

3.3V ABT 16-bit bus transceiver (3-State)

74LVT16646A

SSOP56: plastic shrink small outline package; 56 leads; body width 7.5 mm

SOT371-1



DIMENSIONS (mm are the original dimensions)

UNIT	A max.	Α ₁	A ₂	A ₃	рb	С	D ⁽¹⁾	E ⁽¹⁾	е	HE	L	Lp	Q	v	w	у	Z ⁽¹⁾	θ
mm	2.8	0.4 0.2	2.35 2.20	0.25	0.3 0.2	0.22 0.13	18.55 18.30	7.6 7.4	0.635	10.4 10.1	1.4	1.0 0.6	1.2 1.0	0.25	0.18	0.1	0.85 0.40	8° 0°

Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.


	OUTLINE		REFER	RENCES	EUROPEAN	ISSUE DATE
	VERSION	IEC	JEDEC	EIAJ	PROJECTION	ISSUE DATE
	SOT371-1		MO-118AB			93-11-02 95-02-04


3.3V ABT 16-bit bus transceiver (3-State)


74LVT16646A

TSSOP56: plastic thin shrink small outline package; 56 leads; body width 6.1mm

SOT364-1









DIMENSIONS (mm are the original dimensions).

UNIT	A max.	A ₁	A ₂	A ₃	bp	С	D ⁽¹⁾	E ⁽²⁾	е	HE	L	Lp	Q	v	w	у	z	θ
mm	1.2	0.15 0.05	1.05 0.85	0.25	0.28 0.17	0.2 0.1	14.1 13.9	6.2 6.0	0.5	8.3 7.9	1.0	0.8 0.4	0.50 0.35	0.25	0.08	0.1	0.5 0.1	8° 0°

Notes

- 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
- 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

OUTLINE		REFER	RENCES		EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE
SOT364-1		MO-153EE				-93-02-03- 95-02-10

3.3V ABT 16-bit bus transceiver (3-State)

74LVT16646A

Data sheet status

Data sheet status	Product status	Definition [1]
Objective specification	Development	This data sheet contains the design target or goal specifications for product development. Specification may change in any manner without notice.
Preliminary specification	Qualification	This data sheet contains preliminary data, and supplementary data will be published at a later date. Philips Semiconductors reserves the right to make chages at any time without notice in order to improve design and supply the best possible product.
Product specification	Production	This data sheet contains final specifications. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.

^[1] Please consult the most recently issued datasheet before initiating or completing a design.

Definitions

Short-form specification — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Disclaimers

Life support — These products are not designed for use in life support appliances, devices or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

Philips Semiconductors 811 East Arques Avenue P.O. Box 3409 Sunnyvale, California 94088–3409 Telephone 800-234-7381 © Copyright Philips Electronics North America Corporation 1998 All rights reserved. Printed in U.S.A.

print code Date of release: 05-96

Document order number: 9397-750-03559

Let's make things better.

Philips Semiconductors





This datasheet has been download from:

www.datasheetcatalog.com

Datasheets for electronics components.