National Semiconductor

# ADVANCE INFORMATION

October 1995

# 74LVT16374 3.3V ABT 16-Bit D Flip-Flop with TRI-STATE® Outputs

#### **General Description**

The LVT16374 contains sixteen non-inverting D flip-flops with TRI-STATE outputs and is intended for bus oriented applications. The device is byte controlled. A buffered clock (CP) and Output Enable (OE) are common to each byte and can be shorted together for full 16-bit operation.

These flip-flops are designed for low-voltage (3.3V)  $V_{CC}$  applications, but with the capability to provide a TTL interface to a 5V environment. The LVT16374 is fabricated with an advanced BiCMOS technology to achieve high speed operation similar to 5V ABT while maintaining a low power dissipation.

#### Features

- $\blacksquare$  Input and output interface capability to systems at 5V  $V_{CC}$
- Bus-Hold data inputs eliminate the need for external pull-up resistors to hold unused inputs
- Live insertion/extraction permitted
- Power Up/Down high impedance provides glitch-free bus loading
- Outputs source/sink -32 mA/+64 mA
- Available in SSOP and TSSOP
- Functionally compatible with the 74 series 16374
- Latch-up performance exceeds 500 mA

### Logic Symbol



Pin Names	Description	
OE <sub>n</sub>	TRI-STATE Output Enable Input (Active Low)	
CP <sub>n</sub>	Clock Pulse Input	
I <sub>0</sub> -I <sub>15</sub>	Data Inputs	
O <sub>0</sub> -O <sub>15</sub>	TRI-STATE Outputs	

	SSOP	TSSOP JEDEC
Order Number	74LVT16374MEA 74LVT16374MEAX	74LVT16374MTD 74LVT16374MTDX
See NS Package Number	MS48A	MTD48



-----

TRI-STATE® is a registered trademark of National Semiconductor Corporation

© 1996 National Semiconductor Corporation TL/F/12022

RRD-B30M17/Printed in U. S. A.

http://www.national.com

74LVT16374 3.3V ABT 16-Bit D Flip-Flop with TRI-STATE Outputs

## **Functional Description**

**Logic Diagrams** 

The LVT16374 consists of sixteen edge-triggered flip-flops with individual D-type inputs and TRI-STATE true outputs. The device is byte controlled with each byte functioning identically, but independent of the other. The control pins can be shorted together to obtain full 16-bit operation. Each byte has a buffered clock and buffered Output Enable common to all flip-flops within that byte. The description which follows applies to each byte. Each flip-flop will store the state of their individual D inputs that meet the setup and hold time requirements on the LOW-to-HIGH Clock (CPn) transition. With the Output Enable  $(\overline{OE}_n)$  LOW, the contents of the flip-flops are available at the outputs. When  $\overline{OE}_n$  is HIGH, the outputs go to the high impedance state. Operation of the  $OE_n$  input does not affect the state of the flipflops.

### **Truth Tables**

Inputs			Outputs
CP1	OE <sub>1</sub>	I0-I7	0 <sub>0</sub> -0 <sub>7</sub>
	L	Н	н
	L	L	L
L	L	Х	Oo
X	н	Х	Z

Inputs			Outputs
CP2	OE <sub>2</sub>	I <sub>8</sub> -I <sub>15</sub>	0 <sub>8</sub> -0 <sub>15</sub>
	L	Н	н
	L	L	L
L	L	Х	Oo
Х	Н	Х	Z

H = High Voltage Level

L = Low Voltage Level X = Immaterial

Z = High Impedance  $O_0 = Previous O_0$  before HIGH to LOW of CP



#### http://www.national.com



http://www.national.com



National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications

This datasheet has been download from:

www.datasheetcatalog.com

Datasheets for electronics components.