

SPICE Device Model Si5902DC

Vishay Siliconix

Dual N-Channel 30-V (D-S) MOSFET

CHARACTERISTICS

- N-Channel Vertical DMOS
- Macro Model (Subcircuit Model)
- Level 3 MOS


- · Apply for both Linear and Switching Application
- Accurate over the -55 to 125°C Temperature Range
- Model the Gate Charge, Transient, and Diode Reverse Recovery Characteristics


DESCRIPTION

The attached spice model describes the typical electrical characteristics of the n-channel vertical DMOS. The subcircuit model schematic is extracted and optimized over the -55 to 125° C temperature ranges under the pulsed 0-to-5V gate drive. The saturated output impedance is best fit at the gate bias near the threshold voltage.

A novel gate-to-drain feedback capacitance network is used to model the gate charge characteristics while avoiding convergence difficulties of the switched $C_{\rm gd}$ model. All model parameter values are optimized to provide a best fit to the measured electrical data and are not intended as an exact physical interpretation of the device.

SUBCIRCUIT MODEL SCHEMATIC





This document is intended as a SPICE modeling guideline and does not constitute a commercial product data sheet. Designers should refer to the appropriate data sheet of the same number for guaranteed specification limits.

Document Number: 71550 www.vishay.com 07-Oct-99 **1**

SPICE Device Model Si5902DC

Vishay Siliconix



SPECIFICATIONS (T _J = 25°C UNLESS OTHERWISE NOTED)				
Parameter	Symbol	Test Conditions	Typical	Unit
Static				
Gate Threshold Voltage	V _{GS(th)}	$V_{DS} = V_{GS}, I_D = 250 \mu A$	1.94	V
On-State Drain Current ^a	I _{D(on)}	$V_{DS} \ge 5 \text{ V}, V_{GS} = 10 \text{ V}$	58	А
Drain-Source On-State Resistance ^a		V _{GS} = 10 V, I _D = 2.9 A	0.072	Ω
	r _{DS(on)}	$V_{GS} = 4.5 \text{ V}, I_D = 2.2 \text{ A}$	0.110	
Forward Transconductance ^a	g _{fs}	V_{DS} = 15 V, I_{D} = 2.9 A	5	S
Diode Forward Voltage ^a	V _{SD}	$I_{\rm S}$ = 0.9 A, $V_{\rm GS}$ = 0 V	0.8	V
Dynamic ^b				
Total Gate Charge	Qg	V_{DS} = 15 V, V_{GS} = 10 V, I_{D} = 2.9 A	4.7	nC
Gate-Source Charge	Q_{gs}		0.8	
Gate-Drain Charge	Q_{gd}		1	
Turn-On Delay Time	t _{d(on)}	$V_{DD} = 15 \text{ V}, \ R_L = 15 \ \Omega$ $I_D \cong 1 \text{ A}, \ V_{GEN} = 10 \text{ V}, \ R_G = 6 \ \Omega$ $I_F = 0.9 \text{ A}, \ di/dt = 100 \text{ A/}\mu\text{s}$	8	ns
Rise Time ^b	t _r		9	
Turn-Off Delay Time ^b	$t_{d(off)}$		11	
Fall Time ^b	t _f		12	
Source-Drain Reverse Recovery Time	t _{rr}		40	

Document Number: 71550 07-Oct-99


a. Pulse test; pulse width \leq 300 μ s, duty cycle \leq 2%. b. Guaranteed by design, not subject to production testing.








Vishay Siliconix


COMPARISON OF MODEL WITH MEASURED DATA (TJ=25°C UNLESS OTHERWISE NOTED)














Note: Dots and squares represent measured data.

Document Number: 71550 www.vishay.com 07-Oct-99

This datasheet has been download from:

www.datasheetcatalog.com

Datasheets for electronics components.