

Features

- Provide MASK type and OTP type version
- Operating voltage range:
 - FSK: 3.0V~5.5V
 - Others: 2.4V~5.5V
- Program ROM: 8K×16 bits
- Data RAM:
 - HT95C300/30P: 2112×8 bits
 - HT95C200/20P: 1152×8 bits
- Up to 28 bidirectional I/O lines
- 16-bit table read instructions
- Eight-level subroutine nesting
- Timer:
 - Two 16-bit programmable Timer/Event Counter
 - Real time clock (RTC)
 - Watchdog Timer (WDT)
- Programmable frequency divider (PFD)
- Dual system clock: 32768Hz, 3.58MHz
- Four operating modes: Idle mode, Sleep mode, Green mode and Normal mode
- Up to 1.117μs instruction cycle with 3.58MHz system clock
- Built-in 3.58MHz DTMF Generator
- Built-in FSK decoder:
 - Supports Bell 202 and V.23
 - Supports ring and line reversal detection
- LCD driver:
 - HT95C300/30P: 48 seg.×16 com.
 - HT95C200/20P: 24 seg.×16 com.
 - Support 16 or 8 common driver pins
 - HT95C300/30P: 12 segments can per nibble option to bidirectional I/O lines
 - HT95C200/20P: 8 commons can per byte option to bidirectional I/O lines
 - LCD contrast can be adjusted by software or external resistor
 - Support two LCD frame frequency 64Hz, 128Hz
- Built-in Low Battery detector
- All instructions in one or two machine cycles
- Built-in dialer I/O
- 128-pin QFP package

Applications

- Deluxe Feature Phone
- Caller ID Phone
- Cordless Phone
- Fax and answering machines
- Other communication system

General Description

The HT95C200/20P/300/30P are 8-bit high performance RISC-like microcontrollers with built-in DTMF generator, FSK decoder and dialer I/O which provide MCU dialer implementation or system control features for telecom product application. The phone controller has a built-in program ROM, data RAM, LCD driver and a maximum of 28 I/O lines for high end products design. In addition, for power management purpose, it has a built-in frequency up conversion circuit (32768Hz to 3.58MHz) which provides dual system clock and four types of operation modes. For example it can operate with low speed system clock rate of 32768Hz in green


mode with little power consumption. It can also operate with high speed system clock rate of 3.58MHz in normal mode for high performance operation. To ensure smooth dialer function and to avoid MCU shut-down in extreme low voltage situation, the dialer I/O circuit is built-in to generate hardware dialer signals such as on-hook, hold-line and hand-free. Built-in real time clock and programmable frequency divider are provided for additional fancy features in product developments. The device is best suitable for feature phone products that comply with versatile dialer specification requirements of different areas or countries.

Selection Table


Part No.	Operating Voltage	Program Memory	Data Memory	Normal I/O	Dialer I/O	LCD	Timer	Stack	External Interrupt	DTMF Generator	FSK Receiver	Package
HT95A200 HT95A20P	2.4V~5.5V	4K×16	1152×8	28	8	—	16-bit×2	8	4	√	—	48SSOP
HT95A300 HT95A30P	2.4V~5.5V	8K×16	2112×8	28	8	—	16-bit×2	8	4	√	—	48SSOP
HT95L100 HT95L10P	2.4V~5.5V	4K×16	1152×8	16~20	8	16×8~20×8	16-bit×2	8	4	√	—	64QFP
HT95L200 HT95L20P	2.4V~5.5V	8K×16	1152×8	20~28	8	24×8~24×16	16-bit×2	8	4	√	—	100QFP
HT95L300 HT95L30P	2.4V~5.5V	8K×16	2112×8	16~28	8	36×16~48×16	16-bit×2	8	4	√	—	100QFP
HT95C200 HT95C20P	2.4V~5.5V	8K×16	1152×8	20~28	8	24×8~24×16	16-bit×2	8	4	√	√	128QFP
HT95C300 HT95C30P	2.4V~5.5V	8K×16	2112×8	16~28	8	36×16~48×16	16-bit×2	8	4	√	√	128QFP


Note: Part numbers suffixed with "P" are OTP devices, all others are mask version devices.

Block Diagram



Pin Assignment





**HT95C200/20P
- 128 QFP-A**

Pin Description

Pin Name	I/O	Description
CPU		
VDD	—	Positive power supply
VDD2		Positive power supply for FSK decoder
VSS	—	Negative power supply, ground
VSS2		Negative power supply for FSK decoder, ground
X1	I	A 32768Hz crystal (or resonator) should be connected to this pin and X2.
X2	O	A 32768Hz crystal (or resonator) should be connected to this pin and X1.
XC	I	External low pass filter used for frequency up conversion circuit.
RES	I	Schmitt trigger reset input, active low.
INT/TMR1	I	Schmitt trigger input for external interrupt or Timer/Event Counter 1. No internal pull-high resistor. For INT: Edge trigger activated on a falling edge. For TMR1: Activated on falling or rising transition edge, selected by software.
TMR0	I	Schmitt trigger input for Timer/Event Counter 0. No internal pull-high resistor. Activated on falling or rising transition edge, selected by software.

Pin Name	I/O	Description
LCD Driver		
SEG0~SEG23	O	LCD panel segment outputs.
SEG24~SEG35	O	LCD panel segment outputs. (HT95C300/30P only)
SEG36~SEG47 (PD0~PD7, PE0~PE3)	O or I/O	LCD panel segment outputs. (HT95C300/30P only) SEG36~SEG39, SEG40~SEG43 and SEG44~SEG47 can be nibble optioned to PD0~PD3, PD4~PD7 and PE0~PE3 by software.
COM0~COM7 (PD0~PD7)	O or I/O	LCD panel common outputs. HT95C300/30P: Can be optioned to COM0~COM7 or unused. HT95C200/20P: Can be optioned to COM0~COM7 or PD0~PD7. All these are optioned by software.
COM8~COM15	O	LCD panel common outputs.
VLCD	I	LCD driver power source.
Normal I/O		
PA0~PA7	I/O	Bidirectional 8-bit input/output ports. Schmitt trigger input or CMOS output. See mask option table for pull-high and wake-up function
PB0~PB7	I/O	Bidirectional 8-bit input/output ports. Schmitt trigger input or CMOS output. See mask option table for pull-high function
PD0~PD7	O or I/O	Bidirectional 8-bit input/output ports. Schmitt trigger input and CMOS output. HT95C300/30P: PD0~PD3 and PD4~PD7 can be per nibble optioned to SEG36~SEG39 and SEG40~SEG43 by software. HT95C200/20P: PD0~PD7 can be optioned to COM0~COM7 by software. See mask option table for pull-high function
PE0~PE3	O or I/O	Bidirectional 4-bit input/output ports. Schmitt trigger input and CMOS output. HT95C300/30P: PE0~PE3 can be per nibble optioned to SEG44~SEG47 by software. HT95C200/20P: Fixed for PE0~PE3. See mask option table for pull-high function
Dialer I/O (See the "Dialer I/O function")		
HFI	I	Schmitt trigger input structure. An external RC network is recommended for input debouncing. This pin is pulled low with internal resistance of 200kΩ typ.
HFO	O	CMOS output structure.
$\overline{\text{HDI}}$	I	Schmitt trigger input structure. An external RC network is recommended for input debouncing. This pin is pulled high with internal resistance of 200kΩ typ.
HDO	O	CMOS output structure.
$\overline{\text{HKS}}$	I	This pin detects the status of the hook-switch and its combination with HFI/ $\overline{\text{HDI}}$ can control the $\overline{\text{PO}}$ pin output to make or break the line.
$\overline{\text{PO}}$	O	CMOS output structure controlled by $\overline{\text{HKS}}$ and HFI/ $\overline{\text{HDI}}$ pins and which determines whether the dialer connects or disconnects the telephone line.
$\overline{\text{DNPO}}$	O	NMOS output structure.
$\overline{\text{XMUTE}}$	O	NMOS output structure. Usually, $\overline{\text{XMUTE}}$ is used to mute the speech circuit when transmitting the dialer signal.

Pin Name	I/O	Description
Peripherals		
DTMF	O	This pin outputs dual tone signals to dial out the phone number. The load resistor should not be less than 5kΩ.
MUSIC	O	This pin outputs the single tone that generated by the PFD generator.
TIP	I	Input pin connected to the tip side of the twisted pair wires. It is internally biased to 1/2 VDD when the device is in power-up mode. This pin must be DC isolated from the line.
RING	I	Input pin connected to the ring side of the twisted pair wires. It is internally biased to 1/2 VDD when the device is in power-up mode. This pin must be DC isolated from the line.
RDETI	I	This pin detects ring energy on the line through an attenuating network.
RTIME	I/O	Schmitt trigger input and NMOS output pin which functions with RDETI pin to make an RC network that performs ring detection function.
LBIN	I	This pin detects battery low through external R1/R2 to determine threshold voltage.

Absolute Maximum Ratings

Supply Voltage	-0.3V to 5.5V	Storage Temperature	-50°C to 125°C
Input Voltage	V _{SS} -0.3 to V _{DD} +0.3V	Operating Temperature	-25°C to 70°C

Note: These are stress ratings only. Stresses exceeding the range specified under "Absolute Maximum Ratings" may cause substantial damage to the device. Functional operation of this device at other conditions beyond those listed in the specification is not implied and prolonged exposure to extreme conditions may affect device reliability.

Electrical Characteristics

Ta=25°C

Symbol	Parameter	Test Conditions		Min.	Typ.	Max.	Unit
		V _{DD}	Conditions				
CPU							
I _{IDL}	Idle Mode Current	5V	32768Hz off, 3.58MHz off, CPU off, LCD off, WDT off, no load	—	—	2	μA
I _{SLP}	Sleep Mode Current	5V	32768Hz on, 3.58MHz off, CPU off, LCD off, WDT off, no load	—	—	30	μA
I _{GRN}	Green Mode Current	5V	32768Hz on, 3.58MHz off, CPU on, LCD off, WDT off, no load	—	—	50	μA
I _{NOR}	Normal Mode Current	5V	32768Hz on, 3.58MHz on, CPU on, LCD on, WDT on, DTMF generator off, FSK decoder off, no load	—	—	3	mA
V _{IL}	I/O Port Input Low Voltage	5V	—	0	—	1	V
V _{IH}	I/O Port Input High Voltage	5V	—	4	—	5	V
I _{OL}	I/O Port Sink Current	5V	—	4	6	—	mA
I _{OH}	I/O Port Source Current	5V	—	-2	-3	—	mA
R _{PH}	Pull-high Resistor	5V	—	10	30	—	kΩ
V _{LBIN}	Low Battery Detection Reference Voltage	5V	—	1.10	1.15	1.20	V

Symbol	Parameter	Test Conditions		Min.	Typ.	Max.	Unit
		V _{DD}	Conditions				
LCD Driver							
V _{LCD}	LCD Panel Power Supply	—	—	—	3	5	V
I _{LCD}	LCD Operation Current	—	V _{LCD} =5V, 32768Hz, no load	—	—	100	μA
Dialer I/O							
I _{XMO}	\overline{XMUTE} Leakage Current	2.5V	\overline{XMUTE} pin=2.5V	—	—	1	μA
I _{OLXM}	\overline{XMUTE} Sink Current	2.5V	\overline{XMUTE} pin=0.5V	1	—	—	mA
I _{HKS}	\overline{HKS} Input Current	2.5V	\overline{HKS} pin=2.5V	—	—	0.1	μA
R _{HFI}	HFI Pull-low Resistance	2.5V	V _{HFI} =2.5V	—	200	—	kΩ
R _{HDI}	HDI Pull-high Resistance	2.5V	V _{HDI} =0V	—	200	—	kΩ
I _{OH2}	HFO Source Current	2.5V	V _{OH} =2V	-1	—	—	mA
I _{OL2}	HFO Sink Current	2.5V	V _{OL} =0.5V	1	—	—	mA
I _{OH3}	HDO Source Current	2.5V	V _{OH} =2V	-1	—	—	mA
I _{OL3}	HDO Sink Current	2.5V	V _{OL} =0.5V	1	—	—	mA
I _{OH4}	\overline{PO} Source Current	2.5V	V _{OH} =2V	-1	—	—	mA
I _{OL4}	\overline{PO} Sink Current	2.5V	V _{OL} =0.5V	1	—	—	mA
I _{OL5}	\overline{DNPO} Sink Current	2.5V	V _{OL} =0.5V	1	—	—	mA
DTMF Generator							
V _{TDC}	DTMF Output DC Level	—	—	0.45V _{DD}	—	0.7V _{DD}	V
V _{TOL}	DTMF Sink Current	—	V _{DTMF} =0.5V	0.1	—	—	mA
V _{TAC}	DTMF Output AC Level	—	Row group, R _L =5kΩ	120	155	180	mVrms
R _L	DTMF Output Load	—	THD _≤ -23dB	5	—	—	kΩ
A _{CR}	Column Pre-emphasis	—	Row group=0dB	1	2	3	dB
THD	Tone Signal Distortion	—	R _L =5kΩ	—	-30	-23	dB
FSK Decoder							
	Input Sensitivity: TIP, RING	—	—	-40	-45	—	dBm
	Transmission Rate	5V	—	1188	1200	1212	baud
S/N	Signal to Noise Ratio	—	—	—	20	—	dB
	Band-pass Filter Frequency Response Relative to 1700Hz @ 0dBm						
	≤60Hz	—	—	—	-64	—	dB
	550Hz	—	—	—	-4	—	
	2700Hz	—	—	—	-3	—	
	≥3300Hz	—	—	—	-34	—	
	Carrier Detect Sensitivity	—	—	—	-48	—	dBm
t _{SUPD}	Power Up to FSK Signal Set Up Time	—	—	15	—	—	ms

Functional Description

Execution flow

The system clock for the telephone controller is derived from a 32768Hz crystal oscillator. A built-in frequency up conversion circuit provides dual system clock, namely; 32768Hz and 3.58MHz. The system clock is internally divided into four non-overlapping clocks. One instruction cycle consists of four system clock cycles. Instruction fetching and execution are pipelined in such a way that a fetch takes an instruction cycle while decoding and execution takes the next instruction cycle. The pipelining scheme causes each instruction to be effectively executed in a instruction cycle. If an instruction changes the program counter, two instruction cycles are required to complete the instruction.


Program counter – PC

The program counter (PC) controls the sequence in which the instructions stored in the program ROM are executed and its contents specify a full range of pro-

gram memory. After accessing a program memory word to fetch an instruction code, the contents of the program counter are incremented by 1. The program counter then points to the memory word containing the next instruction code.

When executing a jump instruction, conditional skip execution, loading PCL register, subroutine call, initial reset, internal interrupt, external interrupt or return from subroutine, the program counter manipulates the program transfer by loading the address corresponding to each instruction. The conditional skip is activated by instructions. Once the condition is met, the next instruction, fetched during the current instruction execution, is discarded and a dummy cycle replaces it to get the proper instruction. Otherwise proceed to the next instruction.

The program counter lower order byte register (PCL:06H) is a readable and write-able register. Moving data into the PCL performs a short jump. The destina-



Execution flow

Mode	Program Counter												
	*12	*11	*10	*9	*8	*7	*6	*5	*4	*3	*2	*1	*0
Initial reset	0	0	0	0	0	0	0	0	0	0	0	0	0
External interrupt	0	0	0	0	0	0	0	0	0	0	1	0	0
Timer/Event Counter 0 overflow	0	0	0	0	0	0	0	0	0	1	0	0	0
Timer/Event Counter 1 overflow	0	0	0	0	0	0	0	0	0	1	1	0	0
Peripheral interrupt	0	0	0	0	0	0	0	0	1	0	0	0	0
RTC interrupt	0	0	0	0	0	0	0	0	1	0	1	0	0
Dialer I/O interrupt	0	0	0	0	0	0	0	0	1	1	0	0	0
Skip	Program Counter+2												
Loading PCL	*12	*11	*10	*9	*8	@7	@6	@5	@4	@3	@2	@1	@0
Jump, call branch	#12	#11	#10	#9	#8	#7	#6	#5	#4	#3	#2	#1	#0
Return from subroutine	S12	S11	S10	S9	S8	S7	S6	S5	S4	S3	S2	S1	S0

Note: *12~*0: Program counter bits
#12~#0: Instruction code bits

S12~S0: Stack register bits
@7~@0: PCL bits

tion will be within 256 locations. When a control transfer takes place, an additional dummy cycle is required.


Program memory – ROM

The program memory is used to store the program instructions which are to be executed. It also contains data, table, and interrupt entries, and is organized into 8192×16 bits, addressed by the program counter and table pointer. Certain locations in the program memory are reserved for special usage:

- Location 0000H
This area is reserved for the initialization program. After chip power-on reset or external reset or WDT time-out reset, the program always begins execution at location 0000H.
- Location 0004H
This area is reserved for the external interrupt service program. If the $\overline{\text{INT}}/\text{TMR1}$ input pin is activated, the external interrupt is enabled and the stack is not full, the program begins execution at location 0004H.
- Location 0008H
This area is reserved for the Timer/Event Counter 0 interrupt service program. If a timer interrupt results

from a Timer/Event Counter 0 overflow, the Timer/Event Counter 0 interrupt is enabled and the stack is not full, the program begins execution at location 0008H.

- Location 000CH
This location is reserved for the Timer/Event Counter 1 interrupt service program. If a timer interrupt results from a Timer/Event Counter 1 overflow, the Timer/Event Counter 1 interrupt is enabled and the stack is not full, the program begins execution at location 000CH.
- Location 0010H
This location is reserved for the peripherals interrupt service program. The peripherals include a DTMF generator and FSK decoder. When the DTMF generator is operated in burst mode, it will generate an interrupt after 1 burst cycle is finished. When the FSK decoder detects a ringer or line reversal or FSK carrier signal or FSK packet data, the FSK interrupt is also generated. If these interrupts occurred, the peripheral interrupt is enabled and the stack is not full, the program begins execution at location 0010H. The programmer could distinguish from these interrupts from the DTMFC and FSKS register.
- Location 0014H
This location is reserved for real time clock (RTC) interrupt service program. When RTC generator is enabled and time-out occurs, the RTC interrupt is enabled and the stack is not full, the program begins execution at location 0014H.
- Location 0018H
This location is reserved for the $\overline{\text{HKS}}$ pin edge transition or $\overline{\text{HDI}}$ pin falling edge transition or $\overline{\text{HFI}}$ pin rising edge transition. If this condition occurs, the dialer I/O interrupt is enabled and the stack is not full, the program begins execution at location 18H.



Program memory

Table location

Any location in the ROM space can be used as look-up tables. The instructions "TABRDC [m]" (the current page, one page=256 words) and "TABRDL [m]" (the last page) transfer the contents of the lower-order byte to the specified data memory, and the higher-order byte to TBLH (08H). Only the destination of the lower-order byte in the table is well-defined, and the higher-order byte of the table word is transferred to TBLH. The table

Instruction(s)	Table Location												
	*12	*11	*10	*9	*8	*7	*6	*5	*4	*3	*2	*1	*0
TABRDC [m]	P12	P11	P10	P9	P8	@7	@6	@5	@4	@3	@2	@1	@0
TABRDL [m]	1	1	1	1	1	@7	@6	@5	@4	@3	@2	@1	@0

Note: *12~*0: Table location bits

P12~P8: Current program counter bits

@7~@0: Table pointer bits

pointer (TBLP) is a read/write register (07H), which indicates the table location. Before accessing the table, the location must be placed in the TBLP. The TBLH is read only and cannot be restored. If the main routine and the ISR (Interrupt Service Routine) both employ the table read instruction, the contents of the TBLH in the main routine are likely to be changed by the table read instruction used in the ISR. Errors will then occur. Hence, simultaneously using the table read instruction in the main routine and the ISR should be avoided. However, if the table read instruction has to be applied in both the main routine and the ISR, the interrupt is supposed to be disabled prior to the table read instruction. It will not be enabled until the TBLH has been backed-up. All table related instructions require two cycles to complete the operation. These areas may function as normal program memory depending on the requirements.

Stack register

This is a special part of the memory which is used to save the contents of the program counter only. The stack is organized into 8 levels and is neither part of the data nor part of the program space, and is neither readable nor write-able. The activated level is indexed by the stack pointer (SP) and is neither readable nor write-able. At a subroutine call or interrupt acknowledge signal, the contents of the program counter are pushed onto the stack. At the end of a subroutine or an interrupt routine, signaled by a return instruction (RET or RETI), the program counter is restored to its previous value from the stack. After a chip reset, the SP will point to the top of the stack. If the stack is full and an interrupt takes place, the interrupt request flag will be recorded but the acknowledge signal will be inhibited even if this interrupt is enabled. When the stack pointer is decremented (by RET or RETI), the interrupt will be serviced. This feature pre-

vents stack overflow allowing the programmer to use the structure more easily. If the stack is full and a "CALL" is subsequently executed, stack overflow occurs and the first entry will be lost (only the most recent eight return addresses are stored).

Data memory

The data memory is divided into four functional groups: special function registers, embedded control register, LCD display memory and general purpose memory. Most are read/write, but some are read only.

The special function registers is located from 00H to 1FH. The embedded control register are located in the memory areas from 20H to 3FH. The remaining space which are not specified on the following table before the 40H are reserved for future expanded usage and reading these locations will get "00H". The general purpose data memory is divided into 11 banks (HT95C300/30P) or 6 banks (HT95C200/20P). The banks in the RAM are all addressed from 40H to 0FFH and they are selected by setting the value of the bank pointer (BP).

All of the data memory areas can handle arithmetic, logic, increment, decrement and rotate operations directly. Except for some dedicated bits, each bit in the data memory can be set and reset by "SET [m].i" and "CLR [m].i". They are also indirectly accessible through memory pointer registers (MP0 or MP1). The bank1~bank10 are only indirectly accessible through memory pointer 1 register (MP1).

The LCD display memory is located at bank 1BH. They can be read and written to by the indirect addressing mode using memory pointer 1 (MP1). To turn the display On or Off, a "1" or "0" is written to the corresponding bit of the memory area.

Special register, embedded control register, LCD display memory and general purpose RAM

BP	Address	Function	Description
Special function register			
00	00	IAR0	Indirect addressing register 0
00	01	MP0	Memory pointer register 0
00	02	IAR1	Indirect addressing register 1
00	03	MP1	Memory pointer register 1
00	04	BP	Bank pointer register
00	05	ACC	Accumulator
00	06	PCL	Program counter lower-order byte register
00	07	TBLP	Table pointer
00	08	TBLH	Table higher-order byte register
00	09	WDTS	Watchdog Timer option setting register
00	0A	STATUS	Status register
00	0B	INTC0	Interrupt control register 0

BP	Address	Function	Description
00	0C	TMR0H	Timer/Event Counter 0 high-order byte register
00	0D	TMR0L	Timer/Event Counter 0 low-order byte register
00	0E	TMR0C	Timer/Event Counter 0 control register
00	0F	TMR1H	Timer/Event Counter 1 high-order byte register
00	10	TMR1L	Timer/Event Counter 1 low-order byte register
00	11	TMR1C	Timer/Event Counter 1 control register
00	12	PA	Port A data register
00	13	PAC	Port A control register
00	14	PB	Port B data register
00	15	PBC	Port B control register
00	16	DIALERIO	Dialer I/O register
00	18	PD	Port D data register
00	19	PDC	Port D control register
00	1A	PE	Port E data register (bit3~bit0)
00	1B	PEC	Port E control register (bit3~bit0)
00	1E	INTC1	Interrupt control register 1
Embedded control register			
00	20	DTMFC	DTMF generator control register
00	21	DTMFD	DTMF generator data register
00	22	LINE	Line control register
00	24	RTCC	Real time clock control register
00	26	MODE	Operation mode control register
00	28	LCDIO	LCD segment and I/O option register
00	29	FSKC	FSK decoder control register
00	2A	FSKS	FSK decoder status register
00	2B	FSKD	FSK packet data register
00	2D	LCDC	LCD driver control register
00	2E	PFDC	PFD control register
00	2F	PFDD	PFD data register
General purpose RAM			
00	40~FF	BANK0 RAM	General purpose RAM space
01	40~FF	BANK1 RAM	General purpose RAM space
02	40~FF	BANK2 RAM	General purpose RAM space
03	40~FF	BANK3 RAM	General purpose RAM space
04	40~FF	BANK4 RAM	General purpose RAM space
05	40~FF	BANK5 RAM	General purpose RAM space
06	40~FF	BANK6 RAM	General purpose RAM space (HT95C300/30P only)
07	40~FF	BANK7 RAM	General purpose RAM space (HT95C300/30P only)
08	40~FF	BANK8 RAM	General purpose RAM space (HT95C300/30P only)
09	40~FF	BANK9 RAM	General purpose RAM space (HT95C300/30P only)
0A	40~FF	BANK10 RAM	General purpose RAM space (HT95C300/30P only)

BP	Address	Function	Description
LCD RAM display memory			
1B	40~57	LCD RAM	HT95C200/20P: LCD RAM mapping space for COM0~COM7
1B	40~6F	LCD RAM	HT95C300/30P: LCD RAM mapping space for COM0~COM7
1B	70~87	LCD RAM	HT95C200/20P: LCD RAM mapping space for COM8~COM15
1B	70~9F	LCD RAM	HT95C300/30P: LCD RAM mapping space for COM8~COM15

Indirect addressing register

Location 00H and 02H are indirect addressing registers that are not physically implemented. Any read/write operation of [00H] and [02H] will access the memory pointed to by MP0 and MP1, respectively. Reading location [00H] or [02H] indirectly returns the result 00H, while writing it leads to no operation. MP0 is indirectly addressable in bank0, but MP1 is available for all banks by switch BP [04H]. If BP is unequal to 00H, the indirect addressing mode to read/write operation from 00H~3FH will return the result as same as the value of bank0.

The memory pointer registers MP0 and MP1 are 8-bits registers, and the bank pointer register BP is 5-bits register.

Accumulator

The accumulator is closely related to ALU operations. It is also mapped to location 05H of the data memory and can operate with immediate data. All data movement between two data memory locations must pass through the accumulator.

Arithmetic and logic unit – ALU

This circuit performs 8-bit arithmetic and logic operations and provides the following functions:

- Arithmetic operations (ADD, ADC, SUB, SBC, DAA)
- Logic operations (AND, OR, XOR, CPL)
- Rotation (RL, RR, RLC, RRC)
- Increment and Decrement (INC, DEC)

- Branch decision (SZ, SNZ, SIZ, SDZ, etc.)

The ALU not only saves the results of a data operation but also changes the status register.

Status register – STATUS

This status register contains the carry flag (C), auxiliary carry flag (AC), zero flag (Z), overflow flag (OV), power down flag (PD), and watchdog time-out flag (TO). It also records the status information and controls the operation sequence.

Except for the TO and PD flags, bits in the status register can be altered by instructions, similar to the other registers. Data written into the status register will not change the TO or PD flag. Operations related to the status register may yield different results from those intended. The TO flag can be affected only by system power-up, a WDT time-out or executing the "CLR WDT" or "HALT" instruction. The PD flag can be affected only by executing the "HALT" or "CLR WDT" instruction or during a system power-up.

The Z, OV, AC and C flags generally reflect the status of the latest operations.

On entering the interrupt sequence or executing the subroutine call, the status register will not be automatically pushed onto the stack.

If the contents of the status are important and if the subroutine can corrupt the status register, precautions must be taken to save it.

Register	Label	Bits	Function
STATUS (0AH)	C	0	C is set if the operation results in a carry during an addition operation or if a borrow does not take place during a subtraction operation; otherwise C is cleared. Also it is affected by a rotate through carry instruction.
	AC	1	AC is set if the operation results in a carry out of the low nibbles in addition or no borrow from the high nibble into the low nibble in subtraction; otherwise AC is cleared.
	Z	2	Z is set if the result of an arithmetic or logic operation is 0; otherwise Z is cleared.
	OV	3	OV is set if the operation results in a carry into the highest-order bit but not a carry out of the highest-order bit, or vice versa; otherwise OV is cleared.
	PD	4	PD is cleared when either a system power-up or executing the CLR WDT instruction. PD is set by executing the HALT instruction.
	TO	5	TO is cleared by a system power-up or executing the CLR WDT or HALT instruction. TO is set by a WDT time-out.
	—	6, 7	Unused bit, read as "0"

Interrupt

The telephone controller provides an external interrupt, internal timer/event counter interrupt, a peripheral interrupt, an internal real time clock interrupt and internal dialer I/O interrupt. The Interrupt Control Registers 0 and Interrupt Control Register 1 both contains the interrupt control bits that set the enable/disable and the interrupt request flags.

Once an interrupt subroutine is serviced, all the other interrupts will be blocked (by hardware clearing the EMI bit). This scheme may prevent any further interrupt nesting. Other interrupt requests may occur during this interval but only the interrupt request flag is recorded. If a certain interrupt requires servicing within the service routine, the EMI bit and the corresponding bit of the INTC0 (INTC1) may be set to allow interrupt nesting.

If the stack is full, any other interrupt request will not be acknowledged, even if the related interrupt is enabled, until the stack pointer is decremented. If immediate service is desired, the stack must be prevented from becoming full.

All these kinds of interrupts have a wake-up capability. As an interrupt is serviced, a control transfer occurs by pushing the program counter onto the stack, followed by a branch to a subroutine at specified location in the program memory. Only the program counter is pushed onto the stack. If the contents of the register or status register (STATUS) are altered by the interrupt service program which corrupts the desired control sequence, the contents should be saved in advance.

External interrupt is triggered by a high to low transition of the $\overline{\text{INT}}/\text{TMR1}$ pin and the interrupt request flag EIF will be set. When the external interrupt is enabled, the stack is not full and the external interrupt is active, a sub-

routine call to location 04H will occur. The interrupt request flag EIF and EMI bits will be cleared to disable other interrupts.

The Timer/Event Counter 0 interrupt is generated by a timeout overflow and the interrupt request flag T0F will be set. When the Timer/Event Counter 0 interrupt is enabled, the stack is not full and the T0F bit is set, a subroutine call to location 08H will occur. The interrupt request flag T0F and EMI bits will be cleared to disable further interrupts.

The Timer/Event Counter 1 interrupt is generated by a timeout overflow and the interrupt request flag T1F will be set. When the Timer/Event Counter 1 interrupt is enabled, the stack is not full and the T1F bit is set, a subroutine call to location 0CH will occur. The interrupt request flag T1F and EMI bits will be cleared to disable further interrupts.

The peripheral interrupt is activated when the burst-cycle is finished or the FSK decoder detect the ring signal or line reversal or FSK carrier signal or FSK packet data. When these interrupts occurred, the interrupt request flag PERF will be set. When the peripheral interrupt is enabled, the stack is not full and the PERF is set, a subroutine call to location 10H will occur. The interrupt request flag PERF and EMI bits will be cleared to disable other interrupts.

The real time clock interrupt is generated by a 1Hz RTC generator. When the RTC time-out occurs, the interrupt request flag RTCF will be set. When the RTC interrupt is enabled, the stack is not full and the RTCF is set, a subroutine call to location 14H will occur. The interrupt request flag RTCF and EMI bits will be cleared to disable other interrupts.

Register	Label	Bits	R/W	Function
INTC0 (0BH)	EMI	0	RW	Controls the master (global) interrupt (1=enabled; 0=disabled)
	EEI	1	RW	Controls the external interrupt (1=enabled; 0=disabled)
	ET0I	2	RW	Controls the Timer/Event Counter 0 interrupt (1=enabled; 0=disabled)
	ET1I	3	RW	Controls the Timer/Event Counter1 interrupt (1=enabled; 0=disabled)
	EIF	4	RW	External interrupt request flag (1=active; 0=inactive)
	T0F	5	RW	Timer/Event Counter 0 request flag (1=active; 0=inactive)
	T1F	6	RW	Timer/Event Counter1 request flag (1=active; 0=inactive)
	—	7	RO	Unused bit, read as "0"
INTC1 (1EH)	EPERI	0	RW	Control the peripheral interrupt (1=enable; 0=disable)
	ERTCI	1	RW	Control the real time clock interrupt (1=enable; 0=disable)
	EDRI	2	RW	Control the dialer I/O interrupt (1=enable; 0=disable)
	—	3	RO	Unused bit, read as "0"
	PERF	4	RW	Peripheral interrupt request flag (1=active; 0=inactive)
	RTCF	5	RW	Internal real time clock interrupt request flag (1=active; 0=inactive)
	DRF	6	RW	Internal dialer I/O interrupt request flag (1=active; 0=inactive)
	—	7	RO	Unused bit, read as "0"

The dialer I/O interrupt is triggered by any edge transition onto HKS pin or a falling edge transition onto HDI pin or a rising edge transition onto HFI pin, the interrupt request flag DRF will be set. When the dialer I/O interrupt is enabled, the stack is not full and the DRF is set, a subroutine call to location 18H will occur. The interrupt request flag DRF and EMI bits will be cleared to disable other interrupts.

During the execution of an interrupt subroutine, other interrupt acknowledge signals are held until the RETI instruction is executed or the EMI bit and the related interrupt control bit are set to 1 (if the stack is not full). To return from the interrupt subroutine, "RET" or "RETI" may be invoked. RETI will set the EMI bit to enable an interrupt service, but RET will not.

Interrupts, occurring in the interval between the rising edges of two consecutive T2 pulses, will be serviced on the latter of the two T2 pulses, if the corresponding interrupts are enabled. In the case of simultaneous requests the following table shows the priority that is applied. These can be masked by resetting the EMI bit.

Interrupt Source	Priority	Vector
External interrupt	1	04H
Timer/Event Counter 0 interrupt	2	08H
Timer/Event Counter 1 interrupt	3	0CH
Peripheral interrupt	4	10H
Real time clock interrupt	5	14H
Dialer I/O interrupt	6	18H

Priority of the interrupt

EMI, EEI, ET0I, ET1I, EPERI, ERTCI and EDRI are used to control the enabling/disabling of interrupts. These bits prevent the requested interrupt from being serviced. Once the interrupt request flags (EIF, T0F, T1F, PERF, RTCF, DRF) are set by hardware or software, they will remain in the INTC0 or INTC1 registers until the interrupts are serviced or cleared by a software instruction.


It is recommended that a program should not use the "CALL subroutine" within the interrupt subroutine. Interrupts often occur in an unpredictable manner or need to be serviced immediately in some applications. If only one stack is left and enabling the interrupt is not well controlled, the original control sequence will be damaged once the "CALL" operates in the interrupt subroutine.

Oscillator configuration

There are two oscillator circuits in the controller, the external 32768Hz crystal oscillator and internal WDT OSC.

The 32768Hz crystal oscillator and frequency-up conversion circuit (32768Hz to 3.58MHz) are designed for dual system clock source. It is necessary for frequency conversion circuit to add external RC components to make up the low pass filter that stabilize the output frequency 3.58MHz (see the oscillator circuit).

The WDT OSC is a free running on-chip RC oscillator, and no external components are required. Even if the system enters the Idle mode (the system clock is stopped), the WDT OSC still works within a period of 78µs normally. When the WDT is disabled or the WDT source is not this RC oscillator, the WDT OSC will be disabled.



System oscillator circuit


Watchdog Timer – WDT

The WDT clock source is implemented by a WDT OSC or external 32768Hz or an instruction clock (system clock divided by 4), determined by the mask option. This timer is designed to prevent a software malfunction or sequence from jumping to an unknown location with unpredictable results. The Watchdog Timer can be disabled by mask option. If the Watchdog Timer is disabled, all the executions related to the WDT result in no operation.

If the device operates in a noisy environment, using the on-chip WDT OSC or 32768Hz crystal oscillator is strongly recommended.

When the WDT clock source is selected, it will be first divided by 512 (9-stage) to get the nominal time-out period. By invoking the WDT prescaler, longer time-out periods can be realized. Writing data to WS2, WS1, WS0 can give different time-out periods.

The WDT OSC period is 78µs. This time-out period may vary with temperature, VDD and process variations. The WDT OSC always works for any operation mode.



Watchdog Timer

Register	Label	Bits	R/W	Function
WDS (09H)	WS0	0	RW	Watchdog Timer division ratio selection bits Bit 2, 1, 0=000, Division ratio=1:1 Bit 2, 1, 0=001, Division ratio=1:2 Bit 2, 1, 0=010, Division ratio=1:4 Bit 2, 1, 0=011, Division ratio=1:8 Bit 2, 1, 0=100, Division ratio=1:16 Bit 2, 1, 0=101, Division ratio=1:32 Bit 2, 1, 0=110, Division ratio=1:64 Bit 2, 1, 0=111, Division ratio=1:128
	WS1	1		
WS2	2			
	—	7~3	RW	Unused bit. These bits are read/write-able.

If the instruction clock is selected as the WDT clock source, the WDT operates in the same manner except in the Sleep mode or Idle mode. In these two modes, the WDT stops counting and lose its protecting purpose. In this situation the logic can only be re-started by external logic.

If the WDT clock source is the 32768Hz, the WDT also operates in the same manner except in the Idle mode. When in the Idle mode, the 32768Hz stops, the WDT stops counting and lose its protecting purpose. In this situation the logic can only be re-started by external logic.

The high nibble and bit3 of the WDS are reserved for user defined flags, which can be used to indicate some specified status.

The WDT time-out under Normal mode or Green mode will initialize "chip reset" and set the status bit "TO". But in the Sleep mode or Idle mode, the time-out will initialize a "warm reset" and only the program counter and stack pointer are reset to 0. To clear the WDT contents (including the WDT prescaler), three methods are

adopted; external reset (a low level to \overline{RES} pin), software instruction and a "HALT" instruction.

The software instruction include "CLR WDT" and the other set "CLR WDT1" and "CLR WDT2". Of these two types of instruction, only one can be active depending on the mask option "WDT instr". If the "CLR WDT" is selected (i.e. One clear instruction), any execution of the CLR WDT instruction will clear the WDT. In the case that "CLR WDT1" and "CLR WDT2" are chosen (i.e. Two clear instructions), these two instructions must be executed to clear the WDT; otherwise, the WDT may reset the chip as a result of time-out.

Controller operation mode

Holtek's telephone controllers support two system clock and four operation modes. The system clock could be 32768Hz or 3.58MHz and operation mode could be Normal, Green, Sleep or Idle mode. These are all selected by the software.

The following conditions will force the operation mode to change to Green mode:

Register	Label	Bits	R/W	Function
MODE (26H)	—	4~0	RO	Unused bit, read as "0"
	UPEN	5	RW	1: Enable frequency up conversion function to generate 3.58MHz 0: Disable frequency up conversion function to generate 3.58MHz
	MODE0	6	RW	1: Disable 32768Hz oscillator while the HALT instruction is executed (Idle mode) 0: Enable 32768Hz oscillator while the HALT instruction is executed (Sleep mode)
	MODE1	7	RW	1: Select 3.58MHz as CPU system clock 0: Select 32768Hz as CPU system clock

Operation mode description

HALT Instruction	MODE1	MODE0	UPEN	Operation Mode	32768Hz	3.58MHz	System Clock
Not execute	1	X	1	Normal	ON	ON	3.58MHz
Not execute	0	X	0	Green	ON	OFF	32768Hz
Be executed	0	0	0	Sleep	ON	OFF	HALT
Be executed	0	1	0	Idle	OFF	OFF	HALT

Note: "X" means don't care

- Any reset condition from any operation mode
- Any interrupt from Sleep mode or Idle mode
- Port A wake-up from Sleep mode or Idle mode

How to change the Operation Mode

- Normal mode to Green mode:

Clear MODE1 to 0, then operation mode is changed to Green mode but the UPEN status is not changed. However, UPEN can be cleared by software.
- Normal mode or Green mode to Sleep mode:

Step 1: Clear MODE0 to 0
Step 2: Execute HALT instruction
After Step 2, operation mode is changed to Sleep mode, the UPEN and MODE1 are cleared to 0 by hardware.
- Normal mode or Green mode to Idle mode:

Step 1: Set MODE0 to 1
Step 2: Execute HALT instruction
After Step 2, operation mode is changed to Idle mode, the UPEN and MODE1 are cleared to 0 by hardware.
- Green mode to Normal mode:

Step 1: Set UPEN to 1
Step 2: Software delay 20ms at least
Step 3: Set MODE1 to 1
After Step 3, operation mode is changed to Normal mode.
- Sleep mode or Idle mode to Green mode:

Method 1: Any reset condition occurred
Method 2: Any interrupt is active
Method 3: Port A wake-up

Note The Timer0, Timer1, RTC and dialer I/O interrupt function will not work at the Idle mode because the 32768Hz crystal is stopped.

The reset conditions include power on reset, external reset, WDT time-out reset. By examining the processor status flag, PD and TO, the program can distinguish between different "reset conditions". Refer to the Reset function for detailed description.

The port A wake-up and interrupt can be considered as a continuation of normal execution. Each bit in port A can be independently selected to wake-up the device by mask option. Awakening from Port A stimulus, the program will resume execution of the next instruction.

Any valid interrupts from Sleep mode or Idle mode may cause two sequences. One is if the related interrupt is disabled or the interrupt is enabled but the stack is full, the program will resume execution at the next instruction. The other is if the interrupt is enabled and the stack is not full, the regular interrupt response takes place. It is necessary to mention that if an interrupt request flag is set to "1" before entering the Sleep mode or Idle mode, the wake-up function of the related interrupt will be disabled.

Once a Sleep mode or Idle mode wake-up event occurs, it will take SST delay time (1024 system clock period) to resume to Green mode. In other words, a dummy period is inserted after a wake-up. If the wake-up results from an interrupt acknowledge signal, the actual interrupt subroutine execution will be delayed by one or more cycles. If the wake-up results in the next instruction execution, this will be executed immediately after the dummy period is finished.

To minimize power consumption, all the I/O pins should be carefully managed before entering the Sleep mode or Idle mode.

The Sleep mode or Idle mode is initialized by the HALT instruction and results in the following.

- The system clock will be turned off.
- The WDT function will be disabled if the WDT clock source is the instruction clock.
- The WDT function will be disabled if the WDT clock source is the 32768Hz in Idle mode.
- The WDT will still function if the WDT clock source is the WDT OSC.
- If the WDT function is still enabled, the WDT counter and WDT prescaler will be cleared and recounted again.
- The contents of the on chip RAM and registers remain unchanged.
- All the I/O ports maintain their original status.
- The flag PD is set and the flag TO is cleared by hardware.


Reset

There are three ways in which a reset can occur.

- Power on reset.
- A low pulse onto $\overline{\text{RES}}$ pin.
- WDT time-out.

After these reset conditions, the Program Counter and Stack Pointer will be cleared to 0.

To guarantee that the system oscillator is started and stabilized, the SST (System Start-up Timer) provides an extra-delay of 1024 system clock pulses when the system is reset or awakes from the Sleep or Idle operation mode.




Reset circuit

By examining the processor status flags PD and TO, the software program can distinguish between the different "chip resets".

TO	PD	Reset Condition
0	0	Power on reset
u	u	External reset during Normal mode or Green mode
0	1	External reset during Sleep mode or Idle mode
1	u	WDT time-out during Normal mode or Green mode
1	1	WDT time-out during Sleep mode or Idle mode


Note: "u" means "unchanged"



Reset configuration

The functional units chip reset status are shown below:

Program Counter	000H
Interrupt	Disabled
Prescaler	Cleared
WDT	Cleared After a master reset, WDT begins counting. (If WDT function is enabled by mask option)
Timer/Event Counter 0/1	Off
Input/output Port	Input mode
Stack Pointer	Points to the top of the stack



Reset timing chart

When the reset conditions occurred, some registers may be changed or unchanged.

Register	Addr.	Reset Conditions				
		Power On	RES Pin	RES Pin (Sleep/Idle)	WDT	WDT (Sleep/Idle)
IAR0	00H	xxxx xxxx	uuuu uuuu	uuuu uuuu	uuuu uuuu	uuuu uuuu
MP0	01H	xxxx xxxx	uuuu uuuu	uuuu uuuu	uuuu uuuu	uuuu uuuu
IAR1	02H	xxxx xxxx	uuuu uuuu	uuuu uuuu	uuuu uuuu	uuuu uuuu
MP1	03H	xxxx xxxx	uuuu uuuu	uuuu uuuu	uuuu uuuu	uuuu uuuu
BP	04H	---0 0000	---0 0000	---0 0000	---0 0000	---u uuuu
ACC	05H	xxxx xxxx	uuuu uuuu	uuuu uuuu	uuuu uuuu	uuuu uuuu
PCL	06H	0000H	0000H	0000H	0000H	0000H
TBLP	07H	xxxx xxxx	uuuu uuuu	uuuu uuuu	uuuu uuuu	uuuu uuuu
TBLH	08H	xxxx xxxx	uuuu uuuu	uuuu uuuu	uuuu uuuu	uuuu uuuu
WDTS	09H	0000 0111	0000 0111	0000 0111	0000 0111	uuuu uuuu
STATUS	0AH	--00 xxxx	--uu uuuu	--01 uuuu	--1u uuuu	--11 uuuu
INTC0	0BH	-000 0000	-000 0000	-000 0000	-000 0000	uuuu uuuu
TMR0H	0CH	xxxx xxxx	uuuu uuuu	uuuu uuuu	uuuu uuuu	uuuu uuuu
TMR0L	0DH	xxxx xxxx	uuuu uuuu	uuuu uuuu	uuuu uuuu	uuuu uuuu
TMR0C	0EH	00-0 1---	00-0 1---	00-0 1---	00-0 1---	uu-u u---
TMR1H	0FH	xxxx xxxx	uuuu uuuu	uuuu uuuu	uuuu uuuu	uuuu uuuu
TMR1L	10H	xxxx xxxx	uuuu uuuu	uuuu uuuu	uuuu uuuu	uuuu uuuu

Register	Addr.	Reset Conditions				
		Power On	$\overline{\text{RES}}$ Pin	$\overline{\text{RES}}$ Pin (Sleep/Idle)	WDT	WDT (Sleep/Idle)
TMR1C	11H	00-0 1---	00-0 1---	00-0 1---	00-0 1---	uu-u u---
PA	12H	1111 1111	1111 1111	1111 1111	1111 1111	uuuu uuuu
PAC	13H	1111 1111	1111 1111	1111 1111	1111 1111	uuuu uuuu
PB	14H	1111 1111	1111 1111	1111 1111	1111 1111	uuuu uuuu
PBC	15H	1111 1111	1111 1111	1111 1111	1111 1111	uuuu uuuu
DialerIO	16H	111x xxxx	111x xxxx	111x xxxx	111x xxxx	uuuu uuuu
PD	18H	1111 1111	1111 1111	1111 1111	1111 1111	uuuu uuuu
PDC	19H	1111 1111	1111 1111	1111 1111	1111 1111	uuuu uuuu
PE	1AH	---- 1111	---- 1111	---- 1111	---- 1111	---- uuuu
PEC	1BH	---- 1111	---- 1111	---- 1111	---- 1111	---- uuuu
INTC1	1EH	-000 -000	-000 -000	-000 -000	-000 -000	-uuu -uuu
DTMFC	20H	-0-0 1001	-0-0 1001	-0-0 1001	-0-0 1001	-u-u uuuu
DTMFD	21H	0000 0000	0000 0000	0000 0000	0000 0000	uuuu uuuu
LINE	22H	0--- ----	u--- ----	u--- ----	u--- ----	u--- ----
RTCC	24H	0-0- ----	u-u- ----	u-u- ----	u-u- ----	u-u- ----
MODE	26H	000- ----	00u- ----	000- ----	00u- ----	000- ----
LCDIO	28H	000- ----	uuu- ----	uuu- ----	uuu- ----	uuu- ----
FSKC	29H	--11 11-1	--11 11-1	--11 11-1	--11 11-1	--uu uu-u
FSKS	2AH	-x0- 1100	-x0- 1100	-x0- 1100	-x0- 1100	-xu- uuuu
FSKD	2BH	0000 0000	0000 0000	0000 0000	0000 0000	uuuu uuuu
LCDC	2DH	0000 -000	uuuu -uuu	uuuu -uuu	uuuu -uuu	uuuu -uuu
PFDC	2EH	0000 ----	0000 ----	0000 ----	0000 ----	uuuu ----
PFDD	2FH	0000 0000	0000 0000	0000 0000	0000 0000	uuuu uuuu
RAM (Data & LCD)		x	u	u	u	u

Note: "u" means "unchanged"
"x" means "unknown"
"-" means "unused"

Timer/Event Counter

Two timer/event counters (TMR0, TMR1) are implemented in the telephone controller series. The Timer/Event Counter 0 and Timer/Event Counter 1 contain 16-bits programmable count-up counter and the clock may come from an external source or internal source. For TMR0 internal source is instruction clock (system clock/4). For TMR1 internal source is 32768Hz.

Using the 32768Hz clock or instruction clock, there is only one reference time-base. The external clock input allows the user to count external events, measure time intervals or pulse width, or generate an accurate time base.


There are 3 registers related to Timer/Event Counter 0; TMR0H, TMR0L, TMR0C. Writing TMR0L only writes the data into a low byte buffer, but writing TMR0H simultaneously writes the data along with the contents of the low byte buffer into the Timer/Event Counter 0 preload register (16-bit). The Timer/Event Counter 0 preload register is changed by writing TMR0H operations. Writ-

ing TMR0L will keep the Timer/Event Counter 0 preload register unchanged.

Reading TMR0H latches the TMR0L into the low byte buffer to avoid a false timing problem. Reading TMR0L returns the contents of the low byte buffer. In other words, the low byte of the Timer/Event Counter 0 can not be read directly. It must read the TMR0H first to make the low byte contents of Timer/Event Counter 0 be latched into the buffer.

There are 3 registers related to the Timer/Event Counter 1; TMR1H, TMR1L, TMR1C. The Timer/Event Counter 1 operates in the same manner as the Timer/Event Counter 0.

The TMR0C is the Timer/Event Counter 0 control register, which defines the Timer/Event Counter 0 options. The Timer/Event Counter 1 has the same options as the Timer/Event Counter 0 and is defined by TMR1C. The timer/event counter control registers define the operating mode, counting enable or disable and active edge.



Timer/Event Counter 0/1

Register	Label	Bits	R/W	Function
TMR0C (0EH)	—	0~2	RO	Unused bit, read as "0"
	TE	3	RW	To define the TMR0/TMR1 active edge of timer For event count or Timer mode (0=active on low to high; 1=active on high to low) For pulse width measurement mode (0=measures low pulse width; 1=measures high pulse width)
TMR1C (11H)	TON	4	RW	To enable/disable timer counting (0=disabled; 1=enabled)
	—	5	RO	Unused bit, read as "0"
	TM0 TM1	6 7	RW	To define the operating mode Bit 7, 6=01, Event count mode (external clock) Bit 7, 6=10, Timer mode Bit 7, 6=11, Pulse width measurement mode Bit 7, 6=00, Unused

Register	Bits	R/W	Function
TMR0H (0CH)	0~7	RW	Timer/Event Counter 0 higher-order byte register
TMR0L (0DH)	0~7	RW	Timer/Event Counter 0 lower-order byte register
TMR1H (0FH)	0~7	RW	Timer/Event Counter 1 higher-order byte register
TMR1L (10H)	0~7	RW	Timer/Event Counter 1 lower-order byte register

The TM0, TM1 bits define the operating mode. The event count mode is used to count external events, which means the clock source comes from an external (TMR0 or INT/TMR1) pin. The timer mode functions as a normal timer with the clock source coming from instruction clock (TMR0) or 32768Hz (TMR1). The pulse width measurement mode can be used to count the high or low level duration of the external signal (TMR0 or INT/TMR1). The counting is based on the 32768Hz clock for TMR1 or instruction clock for TMR0.

In the event count or timer mode, once the timer/event counter starts counting, it will count from the current contents in the timer/event counter to FFFFH. If an overflow occurs, the counter is reloaded from the timer/event counter preload register and generates the corresponding interrupt request flag (TOF/T1F) at the same time.

In pulse width measurement mode with the TON and TE bits equal to 1, once the TMR0/TMR1 pin has received a transient from low to high (or high to low; if the TE bit is 0) it will start counting until the TMR0/TMR1 pin returns to the original level and resets the TON. The measured result will remain in the timer/event counter even if the activated transient occurs again. In other words, only 1 cycle measurement can be done. Until setting the TON, the cycle measurement will function again as long as it receives further transient pulse. Note that, in this operating mode, the timer/event counter starts counting not according to the logic level but according to the transient edges. In the case of counter overflows, the counter is reloaded from the timer/event counter preload register and continue to measure the width and issues the interrupt request just like the other two modes.

To enable the counting operation, the timer on bit (TON) should be set to 1. In the pulse width measurement mode, the TON will be cleared automatically after the measurement cycle is completed. But in the other two modes the TON can only be reset by instruction. The overflow of the timer/event counter is one of the wake-up sources. No matter what the operation mode is, writing a 0 to ET0I/ET1I can disable the corresponding interrupt service.

In the case of timer/event counter off condition, writing data to the timer/event counter preload register also reloads that data to the timer/event counter. But if the timer/event counter is turned on, data written to the timer/event counter is reserved only in the timer/event counter preload register. The timer/event counter will go on operating until an overflow occurs.

Input/output ports

There are 28 bidirectional input/output lines in the telephone controller, labeled as PA, PB, PD and PE. All of these I/O ports can be used for input and output operations. For input operation, these ports are non-latching, that is, the inputs must be ready at the T2 rising edge of instruction "MOV A,[m]" (m=12H, 14H, 18H or 1AH).

For output operation, all the data is latched and remains unchanged until the output latch is rewritten.

Each I/O line has its own control register (PAC, PBC, PDC, PEC) to control the input/output configuration. With this control register, CMOS output or Schmitt trigger input can be reconfigured dynamically under software control. To make one I/O line to function as an input line, the corresponding latch of the control register must be written with a "1". The pull-high resistance shows itself automatically if the pull-high option is selected. The input source also depends on the control register. If the control register bit is "1", the input will read the pad state. If the control register bit is "0", the contents of the latches will move to the internal bus. The latter is possible in the "read-modify-write" instruction. For output function, CMOS is the only configuration. Each bit of these input/output latches can be set or cleared by "SET [m].i" and "CLR [m].i" (m=12H, 14H, 18H or 1AH) instructions.

Some instructions first input data and then follow the output operations. For example, "SET [m].i", "CLR [m].i", "CPL [m]", "CPLA [m]" read the entire port states into the CPU, execute the defined operations (bit-operation), and then write the results back to the latches or the accumulator.

Each line of port A has the capability of waking-up the device. They are selected by mask option per bit.

There is a pull-high option available for all I/O lines. Once the pull-high option of an I/O line is selected, the I/O lines have pull-high resistor. Otherwise, the pull-high resistor is absent. It should be noted that a non-pull-high I/O line operating in input mode may cause a floating state.

I/O port pull-high, wake-up function are selected by mask option

I/O Port	Output	Input	
		Pull-high Resistor	Wake-up Function
PA	CMOS	Selected per bit	Selected per bit
PB	CMOS	Selected per bit	X
PD	CMOS	HT95C300/30P: Selected per nibble HT95C200/20P: Selected per byte	X
PE	CMOS	Selected per nibble	X

Note: X: unavailable

For the HT95C300/30P, the PD0~PD7 and SEG36~SEG43 share the same pads. The PE0~PE3 and SEG44~SEG47 share the same pads. They can be selected per nibble by software option at any time.

Register	Label	Bits	R/W	Function
LCDIO (28H)	—	0~4	RO	Unused bit, read as "0"
	SPE0	5	RW	For HT95C300/30P only 0: SEG44~SEG47 pins are LCD segment output 1: SEG44~SEG47 pins are PE0~PE3 pins
	SPD0	6	RW	For HT95C300/30P only 0: SEG36~SEG39 pins are LCD segment output 1: SEG36~SEG39 pins are PD0~PD3 pins
	SPD1	7	RW	For HT95C300/30P only 0: SEG40~SEG43 pins are LCD segment output 1: SEG40~SEG43 pins are PD4~PD7 pins
LCDC (2DH)	VBIAS	1	RW	For HT95C300/30P 0: COM0~COM7 are LCD common output 1: COM0~COM7 are unused pin For HT95C200/20P 0: COM0~COM7 are LCD common output 1: COM0~COM7 are PD0~PD7 pins

For the HT95C200/20P, the PD0~PD7 and COM0~COM7 share the same pads. They can only be selected per byte by software option at any time.

When the PD0~PD7 or the PE0~PE3 are not selected, the I/O port control register (19H), PEC (1BH) could be read/write-able and be used as a general user RAM, but this function is not available for register PD (18H) and PE (1AH).

FSK decoder

The FSK decoder supports three interrupt sources to the peripheral interrupt vector. There are ring detect or line reversal detect, FSK carrier detect and FSK packet data. Write 0 to the control flag, RMSK, CMSK and FMSK will enable these interrupt. When any of these in-

terrupt occurs, its interrupt flag (RDETF, CDETF, FSKF) will be set to 1 by hardware even if the interrupt is disabled. These interrupts will cause a peripheral interrupt if the peripheral interrupt is enabled. When the peripheral interrupt occurs, the interrupt request flag PERF will be set and a subroutine call to location 10H will occur. Returning from the interrupt subroutine, the interrupt flag RDETF, CDETF or FSKF will not be cleared by hardware, the user should clear it by software. If interrupt flag RDETF is not cleared, next ring detect interrupt will be inhibited, other interrupt flags CDETF, FSKF have the same behavior. The power down mode (F_PWDN=1) will terminate all the FSK decoder function, however, the registers FSKC, FSKS and FSKD are accessible at this power down mode.

Register	Label	Bits	R/W	Function
FSKC (29H)	F_PWDN	0	RW	FSK decoder power down 1: FSK decoder is at power down mode 0: FSK decoder is at operation mode
	—	1	RO	Unused bit, read as "0"
	FMSK	2	RW	FSK packet data interrupt mask 1: Disable FSK packet data interrupt 0: Enable FSK packet data interrupt
	RMSK	3	RW	Ring or line reversal detect interrupt mask 1: Disable ring or line reversal detect interrupt 0: Enable ring or line reversal detect interrupt
	CMSK	4	RW	Carrier detect interrupt mask 1: Disable carrier detect interrupt 0: Enable carrier detect interrupt
	FSKSEL	5	RW	Select FSK packet data source 1: FSK packet data source is DOUTC 0: FSK packet data source is DOUT
	—	6, 7	RO	Unused bit, read as "0"

Register	Label	Bits	R/W	Function
FSKS (2AH)	RDETF	0	RW	Ring or line reversal detect interrupt flag 1: Ring or line reversal detected 0: No ring or line reversal detected This flag is set by hardware and cleared by software.
	CDETF	1	RW	FSK carrier detect interrupt flag 1: An FSK carrier signal is detected 0: No valid FSK carrier signal is detected This flag is set by hardware and cleared by software.
	DOUT	2	RO	This flag presents the FSK decoder output when the decoder is at operation mode. This data stream includes the alternate 1 and 0 pattern, the marking and the data.
	DOUTC	3	RO	This flag present the FSK decoder output like as the DOUT flag but does not include the alternate 1 and 0 pattern.
	—	4	RO	Unused bit, read as "0"
	FSKF	5	RW	FSK packet data interrupt flag 1: FSK packet data is ready 0: FSK packet data is not ready This flag is set by hardware and cleared by software.
	RINGF	6	RO	This flag presents the ring coming signal. Refer to the following figure.
	—	7	RO	Unused bit, read as "0"
FSKD (2BH)	—	7~0	RO	FSK packet data register

Ring or Line reversal detect

When no signal is present on the telephone line, RDETI will be at GND and \overline{RTIME} is pulled to VDD by R1. If a line reversal occurs, the RDETI pin will become high. This causes \overline{RTIME} and internal signal R_DET to be pulled low. The C1 and R1 ensure that the R_DET signal is low during such a time, so that processor can detect it.

When a ring occurs on the line, internal signal R_DET is permanently low, indicating the envelope of the ring. If the frequency of the ring must be measured, C1 may be removed, \overline{RTIME} and R_DET inverter follow RDETI.

The flag RDETF will go high when the R_DET signal falling edge is detected. This may cause a peripheral interrupt if RMSK is 0 and the peripheral interrupt is enabled (EPERI=1).


FSK data output


The FSK decoder will decode the FSK signal on the TIP and RING line and produce two kinds of data formats, the serial data and the 8-bit packet data. It also provides the FSK carrier detection signal.

To enable the FSK decoder, the F_PWDN should be written as 0. Once the FSK carrier signal is detected, the flag CDETF will be set to 1. This may cause a peripheral interrupt if CMSK is 0 and the peripheral interrupt is enabled.

The serial FSK data is present in two formats: RAW data and COOK data, and could be monitored by the flag DOUT, DOUTC, respectively.

The flag DOUT presents the output of the decoder when the decoder is at operation mode. This data stream includes the alternate 1 and 0 pattern, the marking and the data.





Note: *: If the flag FSKSEL=1, the sync signal data will not be packeted.

The flag DOUTC presents the output of the decoder when the decoder is at operation mode. This data stream is like the DOUT flag but does not include the alternate 1 and 0 pattern.

If the FSK data is not detected, the DOUT and DOUTC are held high.

Beside the serial data, the decoder also provides FSK packet data. When decoder receives an FSK signal, it will packet 10 bits data to 8 bits data, the first and 10th bits will be discarded. When the 8-bit packet data is valid, it will be stored in the FSK data register FSKD, the FSK packet data interrupt flag FSKF will be set to 1. This may cause a peripheral interrupt if FMSK is 0 and the peripheral interrupt is enabled. The FSK packet source could be DOUT or DOUTC, selected by FSKSEL. Note that the start bit of the 10 packet bit should be 0, so the MARK signal (one of the FSK data signals) will not be packeted.

To detect the carrier signal or decode the serial data or packet 10-bit data to 8-bit data, the operation mode of the controller must be selected in Normal mode (processor running with 3.58MHz). When the operation mode is Green or Sleep, FSK decoder will decode the wrong signal. However, when the operation mode is Green or Sleep mode and the FSK decoder is at power down mode (F_PWDN=1), the ring and line reversal detect is still functional.

DTMF generator

The DTMF (Dual Tone Multiple-Frequency) signal generator is implemented in the telephone controller. It can generate 16 dual tones and 8 single tones from the DTMF pin. This generators also support power down, tone on/off, burst mode function. The DTMF generator clock source is 3.58MHz, before using this function, the system operation mode must be at Normal mode.

The generator supports one interrupt source to the peripheral interrupt vector, namely DTMF burst-cycle interrupt. Write 0 to the control flag, BMSK will enable this interrupt. When the DTMF generator finishes 1 burst-cycle, the interrupt flag BURSTF will be set to 1 by hardware even if the interrupt is disabled. This interrupt will cause a peripheral interrupt if the peripheral interrupt is enabled. When the peripheral interrupt occurs, the interrupt request flag PERF will be set and a subroutine call to location 10H will occur. Return from the interrupt subroutine, the interrupt flag BURSTF will not be cleared by hardware, the user could clear it by software if necessary. If this flag is not cleared, next burst interrupt will occur.

The power down mode (D_PWDN=1) will terminate all the DTMF generator function, however, the registers DTMFC and DTMFD are accessible at this power down mode.

Register	Label	Bits	R/W	Function
DTMFC (20H)	D_PWDN	0	RW	DTMF generator power down 1: DTMF generator is at power down mode. 0: DTMF generator is at operation mode.
	—	1	RO	Unused bit, read as "0"
	TONE	2	RW	Tone output enable 1: DTMF signal output is enabled. 0: DTMF signal output is disabled.
	BMSK	3	RW	Burst-cycle interrupt mask 1: No interrupt will occur when 1 burst-cycle is finished. 0: An interrupt will occur when 1 burst-cycle is finished. This flag is functional only at Burst-mode.
	BURST	4	RW	Burst-mode bit 1: Enable Burst-mode. 0: Disable Burst-mode.
	—	5	RO	Unused bit, read as "0"
	BURSTF	6	RW	Burst-cycle interrupt flag 1: One burst-cycle is finished. 0: No burst-cycle is finished. This flag is set by hardware and cleared by software. This flag is functional only at Burst-mode.
	—	7	RO	Unused bit, read as "0"
DTMFD (21H)	TC4~TC1	3~0	RW	To set high group frequency
	TR4~TR1	7~4	RW	To set low group frequency

The DTMF pin output is controlled by the combination of the D_PWDN, TONE, TR~TC value.

Control Register Bits			DTMF Pin Output Status
D_PWDN	TONE	TR4~TR1/TC4~TC1	
1	x	x	0
0	0	x	1/2 VDD
0	1	0	1/2 VDD
0	1	Any valid value	16 dual tones or 8 signal tones, bias with 1/2 VDD

The DTMF generator supports two output modes, namely Tone-Mode and Burst-Mode.

Tone-Mode: (D_PWDN=0, TONE=1 and BURST=0).

- The duration of Tone-Mode output should be handled by the software.
- DTMFD register value could be changed as desired, the DTMF pin will output the new dual-tone simultaneously.
- BMSK and BURSTF flags are not necessary.
- Any time set BURST flag to 1, the DTMF output mode will be changed to Burst-Mode, and Burst-Cycle is starting.


Burst-Mode: (D_PWDN=0, TONE=1 and BURST=1).

- The timing of Burst-Mode output is controlled by hardware.


- How to start the Burst-Mode
 - ♦ At Tone-Mode, set BURST flag to 1.
 - ♦ If D_PWDN flag=0 & TONE flag=0, set BURST flag=1, then set TONE flag=1.
 - ♦ If D_PWDN flag=1, set BURST flag & TONE flag=1, then clear D_PWDN flag=0.
- The burst-cycle processing:
 - Step 1: DTMF pin automatically generates DTMF tone (determined by the TC~TR register value) for 82.5ms.
 - Step 2: DTMF pin automatically generates 1/2 VDD for 85.5ms.
 - Step 3: After the 85.5ms timeout, the TC~TR value is cleared to 0 by hardware.
 - Step 4: One burst-cycle is finished. The DTMF burst-cycle interrupt is generated.
 - Step 5: Jump to Step 1 for the next burst-cycle.

Precaution must be taken during Burst-mode operation:

- DTMF pin will output 1/2 VDD during next burst-cycle if the user does not initialize the TC~TR value again.
- When the burst-cycles starts, if the user clears the BURST flag to 0 before Step 2 is finished, Step 3 and Step 4 will be executed and after step 4 is executed, DTMF output mode will be changed to Tone-Mode.
- When the burst-cycle starts, if the user clears the BURST flag to 0 after Step 3 is executed, then Step 4 and Step 5 will be executed. After next Step 4 is executed, DTMF output mode will be changed to Tone-Mode.
- When the burst-cycles starts, if the user clears the TONE flag to 0, DTMF output will be changed to 1/2 VDD.
- When the burst-cycle starts, if the user changes the TC~TR value at Step1, DTMF pin output will also be changed (determined by the new TR~TC value). The DTMF output duration of burst-cycle is constantly 82.5ms.
- When the burst-cycle starts, if the user changes the TC~TR value at Step2, DTMF pin still outputs 1/2 VDD. The DTMF output duration of burst-cycle is constantly 85.5ms.
- If the next burst-cycle is executed continuously, Step 4 and Step 5 occur simultaneously.



DTMF Tone_mode



DTMF Burst_mode

Tone frequency

Output Frequency (Hz)		% Error
Specified	Actual	
697	699	+0.29%
770	766	-0.52%
852	847	-0.59%
941	948	+0.74%
1209	1215	+0.50%
1336	1332	-0.30%
1477	1472	-0.34%

% Error does not contain the crystal frequency shift

DTMF frequency selection table: register DTMFD[21H]

Low Group				High Group				DTMF Output		DTMF Code
TR4	TR3	TR2	TR1	TC4	TC3	TC2	TC1	Low	High	
0	0	0	1	0	0	0	1	697	1209	1
0	0	0	1	0	0	1	0	697	1336	2
0	0	0	1	0	1	0	0	697	1477	3
0	0	0	1	1	0	0	0	697	1633	A
0	0	1	0	0	0	0	1	770	1209	4
0	0	1	0	0	0	1	0	770	1336	5
0	0	1	0	0	1	0	0	770	1477	6
0	0	1	0	1	0	0	0	770	1633	B
0	1	0	0	0	0	0	1	852	1209	7
0	1	0	0	0	0	1	0	852	1336	8
0	1	0	0	0	1	0	0	852	1477	9
0	1	0	0	1	0	0	0	852	1633	C
1	0	0	0	0	0	0	1	941	1209	*
1	0	0	0	0	0	1	0	941	1336	0
1	0	0	0	0	1	0	0	941	1477	#
1	0	0	0	1	0	0	0	941	1633	D
Single tone for testing only										
0	0	0	1	0	0	0	0	697		
0	0	1	0	0	0	0	0	770		
0	1	0	0	0	0	0	0	852		
1	0	0	0	0	0	0	0	941		
0	0	0	0	0	0	0	1		1209	
0	0	0	0	0	0	1	0		1336	
0	0	0	0	0	1	0	0		1477	
0	0	0	0	1	0	0	0		1633	

Writing other values to TR4~TR1, TC4~TC1 may generate an unpredictable tone.


Dialer I/O function

A special dialer I/O circuit is built into the telephone controller for dialing application. These specially designed I/O cells allows the controller to work under a low voltage condition that usually happens when the subscriber's loop is long.

Dialer I/O pin function:

Name	I/O	Description
$\overline{\text{XMUTE}}$	NMOS Output	$\overline{\text{XMUTE}}$ pin output is controlled by software. This is an NMOS open drain structure pulled to VSS during dialing signal transmission. Otherwise, it is an open circuit. $\overline{\text{XMUTE}}$ is used to mute the speech circuit when transmitting the dialer signal.
$\overline{\text{DNPO}}$	NMOS Output	$\overline{\text{DNPO}}$ pin is an NMOS output, usually by means of software to make/break the line. This pin is only controlled by software.
$\overline{\text{PO}}$	CMOS Output	This pin is controlled by the $\overline{\text{HKS}}$, $\overline{\text{HFI}}$ and $\overline{\text{HDI}}$ pins. When $\overline{\text{PO}}$ pin is high, the telephone line is make. When $\overline{\text{PO}}$ pin is low, the telephone line is break.
$\overline{\text{HKS}}$	Schmitt Trigger Input	This pin controls the $\overline{\text{PO}}$ pin directly. This pin is used to monitor the status of the hook-switch and its combination with $\overline{\text{HFI}}/\overline{\text{HDI}}$ can control the $\overline{\text{PO}}$ pin output to make or break the line. A rising edge to $\overline{\text{HKS}}$ pin will cause the dialer I/O to be on-hook status and generate an interrupt, its vector is 18H. A falling edge to $\overline{\text{HKS}}$ pin will cause the dialer I/O to be off-hook status and clear HFO and HDO flags to 0. This falling edge will also generate an interrupt, its vector is 18H.
HDO	CMOS Output	This pin is controlled directly by $\overline{\text{HDI}}$, $\overline{\text{HKS}}$ and $\overline{\text{HFI}}$ pin. When HDO pin is high, the hold-line function is enabled and $\overline{\text{PO}}$ outputs a high signal to make the line.
$\overline{\text{HDI}}$	Schmitt Trigger Input	A low pulse to $\overline{\text{HDI}}$ pin (hold-line function request) will clear HFO to 0 and toggle HDO and generates an interrupt, its vector is 18H. This pin controls the HFO and HDO pins directly. This pin is functional only when the line is made, that is, off-hook or hand-free ($\overline{\text{PO}}$ output high signal).
HFO	CMOS Output	This pin is controlled directly by $\overline{\text{HFI}}$, $\overline{\text{HDI}}$ and $\overline{\text{HKS}}$ pins. When HFO pin is high, the hand-free function is enabled and $\overline{\text{PO}}$ outputs a high signal to make the line.
HFI	Schmitt Trigger Input	A high pulse to HFI pin (hand-free function request) will clear HDO to 0 and toggle HFO and generates an interrupt, its vector is 18H. This pin controls the $\overline{\text{PO}}$, HFO and HDO pins directly.

The following are the recommended circuit for HFI and $\overline{\text{HDI}}$ pins.



Phone controller also supports the dialer I/O flag to monitor the dialer status.


Register	Label	Bits	R/W	Function
DIALERIO (16H)	HFI	0	RO	1: The HFI pin level is 1. 0: The HFI pin level is 0.
	HFO	1	RO	1: The HFO pin level is 1. 0: The HFO pin level is 0.
	$\overline{\text{HDI}}$	2	RO	1: The $\overline{\text{HDI}}$ pin level is 1. 0: The $\overline{\text{HDI}}$ pin level is 0.
	HDO	3	RO	1: The HDO pin level is 1. 0: The HDO pin level is 0.
	$\overline{\text{HKS}}$	4	RO	1: The $\overline{\text{HKS}}$ pin level is 1. 0: The $\overline{\text{HKS}}$ pin level is 0.
	SPO	5	RW	1: The $\overline{\text{PO}}$ pin is controlled by the combination of the $\overline{\text{HKS}}$, HFI and $\overline{\text{HDI}}$ pin. 0: The $\overline{\text{PO}}$ pin level is set to 0 by software.
	SDNPO	6	RW	1: The $\overline{\text{DNPO}}$ pin level is set to floating by software. 0: The $\overline{\text{DNPO}}$ pin level is set to 0 by software.
	$\overline{\text{XMUTE}}$	7	RW	1: The $\overline{\text{XMUTE}}$ pin is set to floating by software. 0: The $\overline{\text{XMUTE}}$ pin is set to 0 by software.

The SPO flag is special designed to control the $\overline{\text{PO}}$. When the flag SPO is set to 1, the $\overline{\text{PO}}$ pin is controlled by the combination of the $\overline{\text{HKS}}$ pin, HFI pin and $\overline{\text{HDI}}$ pin. The $\overline{\text{PO}}$ pin will always be 0 if the flag SPO=0.

The relation between the Dialer I/O function (SPO=1)

Dialer Function	Dialer I/O Pin (Flag) Status			Result		
	HKS	HFO	HDO	$\overline{\text{PO}}$	$\overline{\text{DNPO}}$	Telephone Line
On-hook	1	0	0	0	floating	break
On-hook & Hand-free	1	1	0	1	floating	make
On-hook & Hold-line	1	0	1	1	floating	make
Off-hook	0	0	0	1	floating	make
Off-hook & Hand-free	0	1	0	1	floating	make
Off-hook & Hold-line	0	0	1	1	floating	make

The following describes the dialer I/O function status machine figure:




Line control function

Register	Label	Bits	R/W	Function
LINE (22H)	—	6~0	RO	Unused bit, read as "0"
	LINEC	7	RW	1: Enable the line control function 0: Disable the line control function

The line control function is enabled by the flag LINEC

Conditions		Source to Enable Line Control Function
LINEC	Operation Mode	
1	Normal or Green mode	RTC time out interrupt
1	Sleep mode	Port A wake-up RTC time out interrupt
1	Idle mode	Port A wake-up

When the line control source is activated, the \overline{PO} pin will be set to high signal. Clearing LINEC to 0 will terminate the line control function and drive \overline{PO} pin outputs low signal.




RTC function

Register	Label	Bits	R/W	Function
RTCC (24H)	—	6, 4~0	RO	Unused bit, read as "0"
	RTCEN	5	RW	1: Enable RTC function 0: Disable RTC function
	RTCTO	7	RW	1: RTC time-out occurs 0: RTC time-out not occurs

The real time clock (RTC) is used to supply a regular internal interrupt. Its time-out period is 1000ms. If the RTC time-out occurs, the interrupt request flag RTCF and the RTCTO flag will be set to 1. The interrupt vector for the RTC is 14H. When the interrupt subroutine is serviced, the interrupt request flag (RTCF) will be cleared to 0, but the flag RTCTO remain in its original value. If the RTCTO flag is not cleared, next RTC time-out interrupt will occur.

Low battery detection

The phone controller provides a circuit that detects the LBIN pin voltage level. To enable this detection function, the LBEN should be written as 1. Once this function is enabled, the detection circuit needs 50 μ s to be stable. After that, the user could read the result from LBFG. The low battery detect function will consume power. For power saving, write 0 to LBEN if the low battery detection function is unnecessary.



The battery low threshold is determined by external R1 and R2 resistors.

$$1.15 = \frac{V_{DET} \times R2}{R1 + R2} \rightarrow V_{DET} = \frac{1.15 \times (R1 + R2)}{R2}$$

If we want to detect $V_{DET} = 2.4V$

$$\text{then } 2.4V = \frac{1.15 \times (R1 + R2)}{R2} \rightarrow R1 = 1.087R2$$

LCD driver

The LCD driver can directly drive an LCD panel with 1/8 duty and 1/4 bias or with 1/16 duty and 1/5 bias, this function is selected by the flag VBIAS. The frame of this LCD driver may select a 64Hz or 128Hz by flag FRAME.

LCD driver uses the voltage of the VLCD pin as the power source. To adjust the view angle, the programmer can select the real LCD power by the flags VCON0 and VCON1. The flag LCDON is used to turn On/Off the LCD display. Note that the VLCD voltage must equal or be less than VDD and VDD2.

Segment/Common to I/O selection

For the flexible purpose, some of the LCD COMMON and SEGMENT pins are shared with the input/output port. HT95C300/30P provides 12 pins to be selected to SEGMENT output pins or I/O pins. HT95C200/20P provides 8 pins to be selected for COMMON output pins or I/O pins.

Both of the HT95C300/30P and HT95C200/20P provide the LCD COMMON output pins for 8 COMMON or 16 COMMON. The description of the relation between segment pins, common pins and I/O pins are shown on the next page.

Register	Label	Bits	R/W	Function
LCDC (2DH)	FRAME	0	RW	LCD frame selection 0: LCD frame is 64Hz 1: LCD frame is 128Hz
	VBIAS	1	RW	LCD BIAS selection 0: select 1/16 duty and 1/5 bias, COM0~COM15 are available 1: select 1/8 duty and 1/4 bias, only COM8~COM15 are available When the 8 COM is selected HT95C300/30P: COM0~COM7 will be optioned to unused pins HT95C200/20P: COM0~COM7 are disabled, PD0~PD7 are available
	LBEN	2	RW	Low battery detection switch 0: disable the low battery detection 1: enable the low battery detection
	—	3	RO	Unused bit, read as "0"
	LBFG	4	RO	Low battery detection flag 1: LBIN pin voltage is less than 1.25V 0: LBIN pin voltage is not less than 1.25V
	VCON0 VCON1	5 6	RW	LCD contrast adjusting Bit6,5=00: LCD voltage supply is 0.66×VLCD Bit6,5=10: LCD voltage supply is 0.82×VLCD Bit6,5=01: LCD voltage supply is 0.93×VLCD Bit6,5=11: LCD voltage supply is 1.00×VLCD
	LCDON	7	RW	1: Turn on the LCD display 0: Turn off the LCD display
LCDIO (28H)	—	0~4	RO	Unused bit, read as "0"
	SPE0	5	RW	For HT95C300/30P only 0: SEG44~SEG47 pins are LCD segment output 1: SEG44~SEG47 pins are PE0~PE3 pins
	SPD0	6	RW	For HT95C300/30P only 0: SEG36~SEG39 pins are LCD segment output 1: SEG36~SEG39 pins are PD0~PD3 pins
	SPD1	7	RW	For HT95C300/30P only 0: SEG40~SEG43 pins are LCD segment output 1: SEG40~SEG43 pins are PD4~PD7 pins

LCD display memory

The phone controller provides an area on embedded data memory for LCD display. The LCD display memory are located at bank 1BH and can be read and written to, only by indirect addressing mode using MP1. When data is written into the display data area it is automatically read by the LCD driver which then generates the corresponding LCD driving signals, to turn the display On or Off, a "1" or "0" is written to the corresponding bit of the display memory, respectively. All of the LCD display memories are with random values after the power on reset and unchanged after other reset conditions.

COM7 to COM0 for HT95C200/20P									
Address	Register Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
40H	SEG0	COM7	COM6	COM5	COM4	COM3	COM2	COM1	COM0
41H	SEG1	COM7	COM6	COM5	COM4	COM3	COM2	COM1	COM0
—	—	COM7	COM6	COM5	COM4	COM3	COM2	COM1	COM0
56H	SEG22	COM7	COM6	COM5	COM4	COM3	COM2	COM1	COM0
57H	SEG23	COM7	COM6	COM5	COM4	COM3	COM2	COM1	COM0

COM15 to COM8 for HT95C200/20P									
Address	Register Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
70H	SEG0	COM15	COM14	COM13	COM12	COM11	COM10	COM9	COM8
71H	SEG1	COM15	COM14	COM13	COM12	COM11	COM10	COM9	COM8
—	—	COM15	COM14	COM13	COM12	COM11	COM10	COM9	COM8
86H	SEG22	COM15	COM14	COM13	COM12	COM11	COM10	COM9	COM8
87H	SEG23	COM15	COM14	COM13	COM12	COM11	COM10	COM9	COM8

Note: When VBIAS bit set to 1 for 8 COM operation (24×8), the LCD RAM only map to (70H~87H).

COM7 to COM0 for HT95C300/30P									
Address	Register Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
40H	SEG0	COM7	COM6	COM5	COM4	COM3	COM2	COM1	COM0
41H	SEG1	COM7	COM6	COM5	COM4	COM3	COM2	COM1	COM0
—	—	COM7	COM6	COM5	COM4	COM3	COM2	COM1	COM0
6EH	SEG46	COM7	COM6	COM5	COM4	COM3	COM2	COM1	COM0
6FH	SEG47	COM7	COM6	COM5	COM4	COM3	COM2	COM1	COM0

COM15 to COM8 for HT95C300/30P									
Address	Register Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
70H	SEG0	COM15	COM14	COM13	COM12	COM11	COM10	COM9	COM8
71H	SEG1	COM15	COM14	COM13	COM12	COM11	COM10	COM9	COM8
—	—	COM15	COM14	COM13	COM12	COM11	COM10	COM9	COM8
9EH	SEG46	COM15	COM14	COM13	COM12	COM11	COM10	COM9	COM8
9FH	SEG47	COM15	COM14	COM13	COM12	COM11	COM10	COM9	COM8

Note: When VBIAS bit is set to 1 for 8 COM operation (48×8), the LCD RAM only map to (70H~9FH).

PFD generator


Register	Label	Bits	R/W	Function
PFDC (2EH)	—	3~0	RO	Unused bit, read as "0"
	PFDEN	4	RW	1: Enable PFD output 0: Disable PFD output, the MUSIC pin output low level.
	PRES0 PRES1	5 6	RW	Bit6, 5=00: Prescaler output= PFD frequency source/1 Bit6, 5=01: Prescaler output= PFD frequency source/2 Bit6, 5=10: Prescaler output= PFD frequency source/4 Bit6, 5=11: Prescaler output= PFD frequency source/8
	FPPD	7	RW	1: The PFD frequency source is 3.58MHz/4 0: The PFD frequency source is 32768Hz
PFDD (2FH)	—	7~0	RW	PFD data register

The PFD (programmable frequency divider) is implemented in the phone controller. It is composed of two portions: a prescaler and a general counter.

The prescaler is controlled by the register bits, PRES0 and PRES1. The general counter is programmed by an 8-bit register PFDD.

The source for this generator can be selected from 3.58MHz/4 or 32768Hz. To enable the PFD output, write 1 to the PFDEN bit.

The PFDD is inhibited to write while the PFD is disabled. To modify the PFDD contents, the PFD must be enabled. When the generator is disabled, the PFDD is cleared by hardware.



$$\text{PFD output frequency} = \frac{\text{Prescaler output}}{2 \times (N + 1)}$$


where N=the value of the PFDD

Mask option table

The following shows many kinds of mask options in the telephone controller. All these options should be defined in order to ensure proper system functions.

Name	Mask Option
WDT	WDT source selection RC→Select the WDT OSC to be the WDT source. T1→Select the instruction clock to be the WDT source. 32kHz→Select the external 32768Hz to be the WDT source. Disable→Disable WDT function.
WDTinstr	This option defines how to clear the WDT by instruction. One clear instruction→The "CLR WDT" can clear the WDT. Two clear instructions→Only when both of the "CLR WDT1" and "CLR WDT2" have been executed, then WDT can be cleared.
Wake-up PA	Port A wake-up selection. Define the activity of wake-up function. All port A have the capability to wake-up the chip from a HALT. This wake-up function is selected per bit.
Pull-high Port A Pull-high Port B Pull-high Port D Pull-high Port E	Pull-high option. This option determines whether the pull-high resistance is viable or not. Port A pull-high option is selected per bit. Port B pull-high option is selected per bit. Port D pull-high option is selected per nibble for HT95C300/30P. Port D pull-high option is selected per byte for HT95C200/20P. Port E pull-high option is selected per nibble.

Application Circuits



Instruction Set Summary

Mnemonic	Description	Instruction Cycle	Flag Affected
Arithmetic			
ADD A,[m]	Add data memory to ACC	1	Z,C,AC,OV
ADDM A,[m]	Add ACC to data memory	1 ⁽¹⁾	Z,C,AC,OV
ADD A,x	Add immediate data to ACC	1	Z,C,AC,OV
ADC A,[m]	Add data memory to ACC with carry	1	Z,C,AC,OV
ADCM A,[m]	Add ACC to data memory with carry	1 ⁽¹⁾	Z,C,AC,OV
SUB A,x	Subtract immediate data from ACC	1	Z,C,AC,OV
SUB A,[m]	Subtract data memory from ACC	1	Z,C,AC,OV
SUBM A,[m]	Subtract data memory from ACC with result in data memory	1 ⁽¹⁾	Z,C,AC,OV
SBC A,[m]	Subtract data memory from ACC with carry	1	Z,C,AC,OV
SBCM A,[m]	Subtract data memory from ACC with carry and result in data memory	1 ⁽¹⁾	Z,C,AC,OV
DAA [m]	Decimal adjust ACC for addition with result in data memory	1 ⁽¹⁾	C
Logic Operation			
AND A,[m]	AND data memory to ACC	1	Z
OR A,[m]	OR data memory to ACC	1	Z
XOR A,[m]	Exclusive-OR data memory to ACC	1	Z
ANDM A,[m]	AND ACC to data memory	1 ⁽¹⁾	Z
ORM A,[m]	OR ACC to data memory	1 ⁽¹⁾	Z
XORM A,[m]	Exclusive-OR ACC to data memory	1 ⁽¹⁾	Z
AND A,x	AND immediate data to ACC	1	Z
OR A,x	OR immediate data to ACC	1	Z
XOR A,x	Exclusive-OR immediate data to ACC	1	Z
CPL [m]	Complement data memory	1 ⁽¹⁾	Z
CPLA [m]	Complement data memory with result in ACC	1	Z
Increment & Decrement			
INCA [m]	Increment data memory with result in ACC	1	Z
INC [m]	Increment data memory	1 ⁽¹⁾	Z
DECA [m]	Decrement data memory with result in ACC	1	Z
DEC [m]	Decrement data memory	1 ⁽¹⁾	Z
Rotate			
RRA [m]	Rotate data memory right with result in ACC	1	None
RR [m]	Rotate data memory right	1 ⁽¹⁾	None
RRCA [m]	Rotate data memory right through carry with result in ACC	1	C
RRC [m]	Rotate data memory right through carry	1 ⁽¹⁾	C
RLA [m]	Rotate data memory left with result in ACC	1	None
RL [m]	Rotate data memory left	1 ⁽¹⁾	None
RLCA [m]	Rotate data memory left through carry with result in ACC	1	C
RLC [m]	Rotate data memory left through carry	1 ⁽¹⁾	C
Data Move			
MOV A,[m]	Move data memory to ACC	1	None
MOV [m],A	Move ACC to data memory	1 ⁽¹⁾	None
MOV A,x	Move immediate data to ACC	1	None
Bit Operation			
CLR [m].i	Clear bit of data memory	1 ⁽¹⁾	None
SET [m].i	Set bit of data memory	1 ⁽¹⁾	None

Mnemonic	Description	Instruction Cycle	Flag Affected
Branch			
JMP addr	Jump unconditionally	2	None
SZ [m]	Skip if data memory is zero	1 ⁽²⁾	None
SZA [m]	Skip if data memory is zero with data movement to ACC	1 ⁽²⁾	None
SZ [m].i	Skip if bit i of data memory is zero	1 ⁽²⁾	None
SNZ [m].i	Skip if bit i of data memory is not zero	1 ⁽²⁾	None
SIZ [m]	Skip if increment data memory is zero	1 ⁽³⁾	None
SDZ [m]	Skip if decrement data memory is zero	1 ⁽³⁾	None
SIZA [m]	Skip if increment data memory is zero with result in ACC	1 ⁽²⁾	None
SDZA [m]	Skip if decrement data memory is zero with result in ACC	1 ⁽²⁾	None
CALL addr	Subroutine call	2	None
RET	Return from subroutine	2	None
RET A,x	Return from subroutine and load immediate data to ACC	2	None
RETI	Return from interrupt	2	None
Table Read			
TABRDC [m]	Read ROM code (current page) to data memory and TBLH	2 ⁽¹⁾	None
TABRDL [m]	Read ROM code (last page) to data memory and TBLH	2 ⁽¹⁾	None
Miscellaneous			
NOP	No operation	1	None
CLR [m]	Clear data memory	1 ⁽¹⁾	None
SET [m]	Set data memory	1 ⁽¹⁾	None
CLR WDT	Clear Watchdog Timer	1	TO,PD
CLR WDT1	Pre-clear Watchdog Timer	1	TO ⁽⁴⁾ ,PD ⁽⁴⁾
CLR WDT2	Pre-clear Watchdog Timer	1	TO ⁽⁴⁾ ,PD ⁽⁴⁾
SWAP [m]	Swap nibbles of data memory	1 ⁽¹⁾	None
SWAPA [m]	Swap nibbles of data memory with result in ACC	1	None
HALT	Enter power down mode	1	TO,PD

- Note: x: Immediate data
m: Data memory address
A: Accumulator
i: 0~7 number of bits
addr: Program memory address
√: Flag is affected
–: Flag is not affected
- (1): If a loading to the PCL register occurs, the execution cycle of instructions will be delayed for one more cycle (four system clocks).
- (2): If a skipping to the next instruction occurs, the execution cycle of instructions will be delayed for one more cycle (four system clocks). Otherwise the original instruction cycle is unchanged.
- (3): (1) and (2)
- (4): The flags may be affected by the execution status. If the Watchdog Timer is cleared by executing the CLR WDT1 or CLR WDT2 instruction, the TO and PD are cleared. Otherwise the TO and PD flags remain unchanged.

Instruction Definition

ADC A,[m] Add data memory and carry to the accumulator
 Description The contents of the specified data memory, accumulator and the carry flag are added simultaneously, leaving the result in the accumulator.

Operation $ACC \leftarrow ACC+[m]+C$

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
—	—	—	—	√	√	√	√

ADCM A,[m] Add the accumulator and carry to data memory
 Description The contents of the specified data memory, accumulator and the carry flag are added simultaneously, leaving the result in the specified data memory.

Operation $[m] \leftarrow ACC+[m]+C$

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
—	—	—	—	√	√	√	√

ADD A,[m] Add data memory to the accumulator
 Description The contents of the specified data memory and the accumulator are added. The result is stored in the accumulator.

Operation $ACC \leftarrow ACC+[m]$

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
—	—	—	—	√	√	√	√

ADD A,x Add immediate data to the accumulator
 Description The contents of the accumulator and the specified data are added, leaving the result in the accumulator.

Operation $ACC \leftarrow ACC+x$

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
—	—	—	—	√	√	√	√

ADDM A,[m] Add the accumulator to the data memory
 Description The contents of the specified data memory and the accumulator are added. The result is stored in the data memory.

Operation $[m] \leftarrow ACC+[m]$

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
—	—	—	—	√	√	√	√

AND A,[m] Logical AND accumulator with data memory
 Description Data in the accumulator and the specified data memory perform a bitwise logical_AND operation. The result is stored in the accumulator.
 Operation $ACC \leftarrow ACC \text{ "AND" } [m]$
 Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
—	—	—	—	—	√	—	—

AND A,x Logical AND immediate data to the accumulator
 Description Data in the accumulator and the specified data perform a bitwise logical_AND operation. The result is stored in the accumulator.
 Operation $ACC \leftarrow ACC \text{ "AND" } x$
 Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
—	—	—	—	—	√	—	—

ANDM A,[m] Logical AND data memory with the accumulator
 Description Data in the specified data memory and the accumulator perform a bitwise logical_AND operation. The result is stored in the data memory.
 Operation $[m] \leftarrow ACC \text{ "AND" } [m]$
 Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
—	—	—	—	—	√	—	—

CALL addr Subroutine call
 Description The instruction unconditionally calls a subroutine located at the indicated address. The program counter increments once to obtain the address of the next instruction, and pushes this onto the stack. The indicated address is then loaded. Program execution continues with the instruction at this address.
 Operation $Stack \leftarrow PC+1$
 $PC \leftarrow addr$
 Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
—	—	—	—	—	—	—	—

CLR [m] Clear data memory
 Description The contents of the specified data memory are cleared to 0.
 Operation $[m] \leftarrow 00H$
 Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
—	—	—	—	—	—	—	—

CLR [m].i Clear bit of data memory
 Description The bit i of the specified data memory is cleared to 0.
 Operation $[m].i \leftarrow 0$
 Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
—	—	—	—	—	—	—	—

CLR WDT Clear Watchdog Timer
 Description The WDT is cleared (clears the WDT). The power down bit (PD) and time-out bit (TO) are cleared.
 Operation $WDT \leftarrow 00H$
 PD and $TO \leftarrow 0$
 Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
—	—	0	0	—	—	—	—

CLR WDT1 Preclear Watchdog Timer
 Description Together with CLR WDT2, clears the WDT. PD and TO are also cleared. Only execution of this instruction without the other preclear instruction just sets the indicated flag which implies this instruction has been executed and the TO and PD flags remain unchanged.
 Operation $WDT \leftarrow 00H^*$
 PD and $TO \leftarrow 0^*$
 Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
—	—	0*	0*	—	—	—	—

CLR WDT2 Preclear Watchdog Timer
 Description Together with CLR WDT1, clears the WDT. PD and TO are also cleared. Only execution of this instruction without the other preclear instruction, sets the indicated flag which implies this instruction has been executed and the TO and PD flags remain unchanged.
 Operation $WDT \leftarrow 00H^*$
 PD and $TO \leftarrow 0^*$
 Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
—	—	0*	0*	—	—	—	—

CPL [m] Complement data memory
 Description Each bit of the specified data memory is logically complemented (1's complement). Bits which previously contained a 1 are changed to 0 and vice-versa.
 Operation $[m] \leftarrow \overline{[m]}$
 Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
—	—	—	—	—	√	—	—

CPLA [m] Complement data memory and place result in the accumulator

Description Each bit of the specified data memory is logically complemented (1's complement). Bits which previously contained a 1 are changed to 0 and vice-versa. The complemented result is stored in the accumulator and the contents of the data memory remain unchanged.

Operation $ACC \leftarrow \overline{[m]}$

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
—	—	—	—	—	√	—	—

DAA [m] Decimal-Adjust accumulator for addition

Description The accumulator value is adjusted to the BCD (Binary Coded Decimal) code. The accumulator is divided into two nibbles. Each nibble is adjusted to the BCD code and an internal carry (AC1) will be done if the low nibble of the accumulator is greater than 9. The BCD adjustment is done by adding 6 to the original value if the original value is greater than 9 or a carry (AC or C) is set; otherwise the original value remains unchanged. The result is stored in the data memory and only the carry flag (C) may be affected.

Operation

If $ACC.3 \sim ACC.0 > 9$ or $AC=1$
then $[m].3 \sim [m].0 \leftarrow (ACC.3 \sim ACC.0) + 6$, $AC1 = \overline{AC}$
else $[m].3 \sim [m].0 \leftarrow (ACC.3 \sim ACC.0)$, $AC1 = 0$
and
If $ACC.7 \sim ACC.4 + AC1 > 9$ or $C=1$
then $[m].7 \sim [m].4 \leftarrow ACC.7 \sim ACC.4 + 6 + AC1$, $C=1$
else $[m].7 \sim [m].4 \leftarrow ACC.7 \sim ACC.4 + AC1$, $C=C$

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
—	—	—	—	—	—	—	√

DEC [m] Decrement data memory

Description Data in the specified data memory is decremented by 1.

Operation $[m] \leftarrow [m] - 1$

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
—	—	—	—	—	√	—	—

DECA [m] Decrement data memory and place result in the accumulator

Description Data in the specified data memory is decremented by 1, leaving the result in the accumulator. The contents of the data memory remain unchanged.

Operation $ACC \leftarrow [m] - 1$

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
—	—	—	—	—	√	—	—

HALT Enter power down mode

Description This instruction stops program execution and turns off the system clock. The contents of the RAM and registers are retained. The WDT and prescaler are cleared. The power down bit (PD) is set and the WDT time-out bit (TO) is cleared.

Operation
 $PC \leftarrow PC+1$
 $PD \leftarrow 1$
 $TO \leftarrow 0$

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
—	—	0	1	—	—	—	—

INC [m] Increment data memory

Description Data in the specified data memory is incremented by 1

Operation
 $[m] \leftarrow [m]+1$

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
—	—	—	—	—	√	—	—

INCA [m] Increment data memory and place result in the accumulator

Description Data in the specified data memory is incremented by 1, leaving the result in the accumulator. The contents of the data memory remain unchanged.

Operation
 $ACC \leftarrow [m]+1$

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
—	—	—	—	—	√	—	—

JMP addr Directly jump

Description The program counter are replaced with the directly-specified address unconditionally, and control is passed to this destination.

Operation
 $PC \leftarrow \text{addr}$

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
—	—	—	—	—	—	—	—

MOV A,[m] Move data memory to the accumulator

Description The contents of the specified data memory are copied to the accumulator.

Operation
 $ACC \leftarrow [m]$

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
—	—	—	—	—	—	—	—

MOV A,x Move immediate data to the accumulator
 Description The 8-bit data specified by the code is loaded into the accumulator.
 Operation $ACC \leftarrow x$
 Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
—	—	—	—	—	—	—	—

MOV [m],A Move the accumulator to data memory
 Description The contents of the accumulator are copied to the specified data memory (one of the data memories).
 Operation $[m] \leftarrow ACC$
 Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
—	—	—	—	—	—	—	—

NOP No operation
 Description No operation is performed. Execution continues with the next instruction.
 Operation $PC \leftarrow PC+1$
 Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
—	—	—	—	—	—	—	—

OR A,[m] Logical OR accumulator with data memory
 Description Data in the accumulator and the specified data memory (one of the data memories) perform a bitwise logical_OR operation. The result is stored in the accumulator.
 Operation $ACC \leftarrow ACC \text{ "OR" } [m]$
 Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
—	—	—	—	—	√	—	—

OR A,x Logical OR immediate data to the accumulator
 Description Data in the accumulator and the specified data perform a bitwise logical_OR operation. The result is stored in the accumulator.
 Operation $ACC \leftarrow ACC \text{ "OR" } x$
 Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
—	—	—	—	—	√	—	—

ORM A,[m] Logical OR data memory with the accumulator
 Description Data in the data memory (one of the data memories) and the accumulator perform a bitwise logical_OR operation. The result is stored in the data memory.
 Operation $[m] \leftarrow ACC \text{ "OR" } [m]$
 Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
—	—	—	—	—	√	—	—

RET Return from subroutine
 Description The program counter is restored from the stack. This is a 2-cycle instruction.
 Operation $PC \leftarrow \text{Stack}$
 Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
—	—	—	—	—	—	—	—

RET A,x Return and place immediate data in the accumulator
 Description The program counter is restored from the stack and the accumulator loaded with the specified 8-bit immediate data.
 Operation $PC \leftarrow \text{Stack}$
 $ACC \leftarrow x$
 Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
—	—	—	—	—	—	—	—

RETI Return from interrupt
 Description The program counter is restored from the stack, and interrupts are enabled by setting the EMI bit. EMI is the enable master (global) interrupt bit.
 Operation $PC \leftarrow \text{Stack}$
 $EMI \leftarrow 1$
 Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
—	—	—	—	—	—	—	—

RL [m] Rotate data memory left
 Description The contents of the specified data memory are rotated 1 bit left with bit 7 rotated into bit 0.
 Operation $[m].(i+1) \leftarrow [m].i$; $[m].i$:bit i of the data memory ($i=0\sim 6$)
 $[m].0 \leftarrow [m].7$
 Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
—	—	—	—	—	—	—	—

RLA [m] Rotate data memory left and place result in the accumulator
 Description Data in the specified data memory is rotated 1 bit left with bit 7 rotated into bit 0, leaving the rotated result in the accumulator. The contents of the data memory remain unchanged.
 Operation $ACC.(i+1) \leftarrow [m].i$; $[m].i$:bit i of the data memory ($i=0\sim 6$)
 $ACC.0 \leftarrow [m].7$
 Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
—	—	—	—	—	—	—	—

RLC [m] Rotate data memory left through carry

Description The contents of the specified data memory and the carry flag are rotated 1 bit left. Bit 7 replaces the carry bit; the original carry flag is rotated into the bit 0 position.

Operation $[m].(i+1) \leftarrow [m].i$; $[m].i$:bit i of the data memory (i=0~6)
 $[m].0 \leftarrow C$
 $C \leftarrow [m].7$

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
—	—	—	—	—	—	—	√

RLCA [m] Rotate left through carry and place result in the accumulator

Description Data in the specified data memory and the carry flag are rotated 1 bit left. Bit 7 replaces the carry bit and the original carry flag is rotated into bit 0 position. The rotated result is stored in the accumulator but the contents of the data memory remain unchanged.

Operation $ACC.(i+1) \leftarrow [m].i$; $[m].i$:bit i of the data memory (i=0~6)
 $ACC.0 \leftarrow C$
 $C \leftarrow [m].7$

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
—	—	—	—	—	—	—	√

RR [m] Rotate data memory right

Description The contents of the specified data memory are rotated 1 bit right with bit 0 rotated to bit 7.

Operation $[m].i \leftarrow [m].(i+1)$; $[m].i$:bit i of the data memory (i=0~6)
 $[m].7 \leftarrow [m].0$

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
—	—	—	—	—	—	—	—

RRA [m] Rotate right and place result in the accumulator

Description Data in the specified data memory is rotated 1 bit right with bit 0 rotated into bit 7, leaving the rotated result in the accumulator. The contents of the data memory remain unchanged.

Operation $ACC.(i) \leftarrow [m].(i+1)$; $[m].i$:bit i of the data memory (i=0~6)
 $ACC.7 \leftarrow [m].0$

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
—	—	—	—	—	—	—	—

RRC [m] Rotate data memory right through carry

Description The contents of the specified data memory and the carry flag are together rotated 1 bit right. Bit 0 replaces the carry bit; the original carry flag is rotated into the bit 7 position.

Operation $[m].i \leftarrow [m].(i+1)$; $[m].i$:bit i of the data memory (i=0~6)
 $[m].7 \leftarrow C$
 $C \leftarrow [m].0$

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
—	—	—	—	—	—	—	√

RCCA [m] Rotate right through carry and place result in the accumulator

Description Data of the specified data memory and the carry flag are rotated 1 bit right. Bit 0 replaces the carry bit and the original carry flag is rotated into the bit 7 position. The rotated result is stored in the accumulator. The contents of the data memory remain unchanged.

Operation $ACC.i \leftarrow [m].(i+1); [m].i:bit\ i\ of\ the\ data\ memory\ (i=0\sim 6)$
 $ACC.7 \leftarrow C$
 $C \leftarrow [m].0$

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
—	—	—	—	—	—	—	√

SBC A,[m] Subtract data memory and carry from the accumulator

Description The contents of the specified data memory and the complement of the carry flag are subtracted from the accumulator, leaving the result in the accumulator.

Operation $ACC \leftarrow ACC + \overline{[m]} + C$

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
—	—	—	—	√	√	√	√

SBCM A,[m] Subtract data memory and carry from the accumulator

Description The contents of the specified data memory and the complement of the carry flag are subtracted from the accumulator, leaving the result in the data memory.

Operation $[m] \leftarrow ACC + \overline{[m]} + C$

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
—	—	—	—	√	√	√	√

SDZ [m] Skip if decrement data memory is 0

Description The contents of the specified data memory are decremented by 1. If the result is 0, the next instruction is skipped. If the result is 0, the following instruction, fetched during the current instruction execution, is discarded and a dummy cycle is replaced to get the proper instruction (2 cycles). Otherwise proceed with the next instruction (1 cycle).

Operation Skip if $([m]-1)=0$, $[m] \leftarrow ([m]-1)$

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
—	—	—	—	—	—	—	—

SDZA [m] Decrement data memory and place result in ACC, skip if 0

Description The contents of the specified data memory are decremented by 1. If the result is 0, the next instruction is skipped. The result is stored in the accumulator but the data memory remains unchanged. If the result is 0, the following instruction, fetched during the current instruction execution, is discarded and a dummy cycle is replaced to get the proper instruction (2 cycles). Otherwise proceed with the next instruction (1 cycle).

Operation Skip if $([m]-1)=0$, $ACC \leftarrow ([m]-1)$

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
—	—	—	—	—	—	—	—

SET [m] Set data memory
 Description Each bit of the specified data memory is set to 1.
 Operation $[m] \leftarrow FFH$
 Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
—	—	—	—	—	—	—	—

SET [m]. i Set bit of data memory
 Description Bit i of the specified data memory is set to 1.
 Operation $[m].i \leftarrow 1$
 Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
—	—	—	—	—	—	—	—

SIZ [m] Skip if increment data memory is 0
 Description The contents of the specified data memory are incremented by 1. If the result is 0, the following instruction, fetched during the current instruction execution, is discarded and a dummy cycle is replaced to get the proper instruction (2 cycles). Otherwise proceed with the next instruction (1 cycle).
 Operation Skip if $([m]+1)=0$, $[m] \leftarrow ([m]+1)$
 Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
—	—	—	—	—	—	—	—

SIZA [m] Increment data memory and place result in ACC, skip if 0
 Description The contents of the specified data memory are incremented by 1. If the result is 0, the next instruction is skipped and the result is stored in the accumulator. The data memory remains unchanged. If the result is 0, the following instruction, fetched during the current instruction execution, is discarded and a dummy cycle is replaced to get the proper instruction (2 cycles). Otherwise proceed with the next instruction (1 cycle).
 Operation Skip if $([m]+1)=0$, $ACC \leftarrow ([m]+1)$
 Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
—	—	—	—	—	—	—	—

SNZ [m].i Skip if bit i of the data memory is not 0
 Description If bit i of the specified data memory is not 0, the next instruction is skipped. If bit i of the data memory is not 0, the following instruction, fetched during the current instruction execution, is discarded and a dummy cycle is replaced to get the proper instruction (2 cycles). Otherwise proceed with the next instruction (1 cycle).
 Operation Skip if $[m].i \neq 0$
 Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
—	—	—	—	—	—	—	—

SUB A,[m] Subtract data memory from the accumulator
 Description The specified data memory is subtracted from the contents of the accumulator, leaving the result in the accumulator.
 Operation $ACC \leftarrow ACC + \overline{[m]} + 1$
 Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
—	—	—	—	√	√	√	√

SUBM A,[m] Subtract data memory from the accumulator
 Description The specified data memory is subtracted from the contents of the accumulator, leaving the result in the data memory.
 Operation $[m] \leftarrow ACC + \overline{[m]} + 1$
 Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
—	—	—	—	√	√	√	√

SUB A,x Subtract immediate data from the accumulator
 Description The immediate data specified by the code is subtracted from the contents of the accumulator, leaving the result in the accumulator.
 Operation $ACC \leftarrow ACC + \overline{x} + 1$
 Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
—	—	—	—	√	√	√	√

SWAP [m] Swap nibbles within the data memory
 Description The low-order and high-order nibbles of the specified data memory (1 of the data memories) are interchanged.
 Operation $[m].3 \sim [m].0 \leftrightarrow [m].7 \sim [m].4$
 Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
—	—	—	—	—	—	—	—

SWAPA [m] Swap data memory and place result in the accumulator
 Description The low-order and high-order nibbles of the specified data memory are interchanged, writing the result to the accumulator. The contents of the data memory remain unchanged.
 Operation $ACC.3 \sim ACC.0 \leftarrow [m].7 \sim [m].4$
 $ACC.7 \sim ACC.4 \leftarrow [m].3 \sim [m].0$
 Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
—	—	—	—	—	—	—	—

SZ [m] Skip if data memory is 0

Description If the contents of the specified data memory are 0, the following instruction, fetched during the current instruction execution, is discarded and a dummy cycle is replaced to get the proper instruction (2 cycles). Otherwise proceed with the next instruction (1 cycle).

Operation Skip if [m]=0

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
—	—	—	—	—	—	—	—

SZA [m] Move data memory to ACC, skip if 0

Description The contents of the specified data memory are copied to the accumulator. If the contents is 0, the following instruction, fetched during the current instruction execution, is discarded and a dummy cycle is replaced to get the proper instruction (2 cycles). Otherwise proceed with the next instruction (1 cycle).

Operation Skip if [m]=0

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
—	—	—	—	—	—	—	—

SZ [m].i Skip if bit i of the data memory is 0

Description If bit i of the specified data memory is 0, the following instruction, fetched during the current instruction execution, is discarded and a dummy cycle is replaced to get the proper instruction (2 cycles). Otherwise proceed with the next instruction (1 cycle).

Operation Skip if [m].i=0

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
—	—	—	—	—	—	—	—

TABRDC [m] Move the ROM code (current page) to TBLH and data memory

Description The low byte of ROM code (current page) addressed by the table pointer (TBLP) is moved to the specified data memory and the high byte transferred to TBLH directly.

Operation [m] ← ROM code (low byte)
TBLH ← ROM code (high byte)

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
—	—	—	—	—	—	—	—

TABRDL [m] Move the ROM code (last page) to TBLH and data memory

Description The low byte of ROM code (last page) addressed by the table pointer (TBLP) is moved to the data memory and the high byte transferred to TBLH directly.

Operation [m] ← ROM code (low byte)
TBLH ← POM code (high byte)

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
—	—	—	—	—	—	—	—

XOR A,[m]

Logical XOR accumulator with data memory

Description

Data in the accumulator and the indicated data memory perform a bitwise logical Exclusive_OR operation and the result is stored in the accumulator.

Operation

$ACC \leftarrow ACC \text{ "XOR" } [m]$

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
—	—	—	—	—	√	—	—

XORM A,[m]

Logical XOR data memory with the accumulator

Description

Data in the indicated data memory and the accumulator perform a bitwise logical Exclusive_OR operation. The result is stored in the data memory. The 0 flag is affected.

Operation

$[m] \leftarrow ACC \text{ "XOR" } [m]$

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
—	—	—	—	—	√	—	—

XOR A,x

Logical XOR immediate data to the accumulator

Description

Data in the accumulator and the specified data perform a bitwise logical Exclusive_OR operation. The result is stored in the accumulator. The 0 flag is affected.

Operation


$ACC \leftarrow ACC \text{ "XOR" } x$

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
—	—	—	—	—	√	—	—

Package Information

128-pin QFP (14×20) outline dimensions



Symbol	Dimensions in mm		
	Min.	Nom.	Max.
A	18.80	—	19.20
B	13.90	—	14.10
C	24.80	—	25.20
D	19.90	—	20.10
E	—	0.50	—
F	—	0.20	—
G	2.50	—	3.10
H	—	—	3.40
I	—	0.10	—
J	0.65	—	0.95
K	0.10	—	0.20
α	0°	—	7°

Holtek Semiconductor Inc. (Headquarters)

No.3, Creation Rd. II, Science-based Industrial Park, Hsinchu, Taiwan
Tel: 886-3-563-1999
Fax: 886-3-563-1189
<http://www.holtek.com.tw>

Holtek Semiconductor Inc. (Sales Office)

11F, No.576, Sec.7 Chung Hsiao E. Rd., Taipei, Taiwan
Tel: 886-2-2782-9635
Fax: 886-2-2782-9636
Fax: 886-2-2782-7128 (International sales hotline)

Holtek Semiconductor (Shanghai) Inc.

7th Floor, Building 2, No.889, Yi Shan Rd., Shanghai, China
Tel: 021-6485-5560
Fax: 021-6485-0313
<http://www.holtek.com.cn>

Holtek Semiconductor (Hong Kong) Ltd.

RM.711, Tower 2, Cheung Sha Wan Plaza, 833 Cheung Sha Wan Rd., Kowloon, Hong Kong
Tel: 852-2-745-8288
Fax: 852-2-742-8657

Holmate Semiconductor, Inc.

48531 Warm Springs Boulevard, Suite 413, Fremont, CA 94539
Tel: 510-252-9880
Fax: 510-252-9885
<http://www.holmate.com>

Copyright © 2002 by HOLTEK SEMICONDUCTOR INC.

The information appearing in this Data Sheet is believed to be accurate at the time of publication. However, Holtek assumes no responsibility arising from the use of the specifications described. The applications mentioned herein are used solely for the purpose of illustration and Holtek makes no warranty or representation that such applications will be suitable without further modification, nor recommends the use of its products for application that may present a risk to human life due to malfunction or otherwise. Holtek reserves the right to alter its products without prior notification. For the most up-to-date information, please visit our web site at <http://www.holtek.com.tw>.

This datasheet has been downloaded from:

www.DatasheetCatalog.com

Datasheets for electronic components.