

# HS7067 7 Amp, Multimode, High Efficiency Switching Regulator

# **General Description**

The HS7067 is a hybrid high efficiency switching regulator with high output current capability. The device is housed in a standard TO-3 package containing a temperature compensated voltage reference, a pulse-width modulator with programmable oscillator frequency, error amplifier, high current, high voltage output switch and steering diode. The HS7067 operates in a step-down, inverting, as well as in a transformer-coupled mode.

The HS7067 can supply up to 7A of continuous output current over a wide range of input and output voltages.

# Features

- HS7067—10V to 60V input
- 7A continuous output current
- Frequency adjustable to 200 kHz
- High-efficiency (>75%)
- Standard 8-pin TO-3 package

# **Typical Applications**

- 7A step-down regulator
- Inverting regulator
- Multiple-output regulator
- Isolated regulator



©1995 National Semiconductor Corporation TL/K/6746

RRD-B30M115/Printed in U. S. A.

September 1992

HS7067 7 Amp, Multimode, High Efficiency Switching Regulator

Abso If Militar please Office/D V <sub>IN</sub> , Inpu	Iute Maximum Ratings ry/Aerospace specified devices a contact the National Semicondu istributors for availability and spec t Voltage	re required, uctor Sales cifications. 65V	T <sub>A</sub> , Operating HS7067C HS7067 T <sub>STG</sub> , Storage	Temperature Range Temperature Range		– 25°C 55°C 1 65°C 1	to +8 to +12 to +15	85°C 25°C 50°C
I <sub>OUT</sub> , Ou	tput Current	8A	V <sub>R</sub> (V <sub>8-7</sub> ),					
T <sub>J</sub> , Opera	ating Temperature	150°C	Steering Die	ode Reverse Voltage			1	05V
P <sub>D</sub> , Interi	nal Power Dissipation	25W	I <sub>D</sub> (I <sub>7</sub> – 8), Steering Die	ode Forward Current				8A
Elect	rical Characteristics $T_C$	= 25°C, V <sub>IN</sub> =	20V (unless otherw	ise specified) (Note 8)				
Symbol	Parameter		Condition	\$	Min	Тур	Max	Units
V <sub>IN</sub> -V <sub>OUT</sub>	Min V <sub>IN</sub> /V <sub>OUT</sub> Differential				3.0		v	
VS	Switch Saturation Voltage	$I_{\rm C} = 7.0$ A, $V_{\rm IN} = 10$ V			1.6	1.9	V	
		$I_{\rm C} = 2.0 {\rm A}, {\rm V}_{\rm H}$	$I_{\rm C} = 2.0$ A, $V_{\rm IN} = 10$ V			1.0		V
V <sub>F</sub>	Steering Diode On Voltage	I <sub>D</sub> = 7.0A				1.3	1.7	V
		I <sub>D</sub> = 2.0A				0.9		V
V <sub>IN</sub>	Supply Voltage Range (Note 7)	$T_{MIN} \leq T_A \leq$	T <sub>MAX</sub>		10		60	V
I <sub>R</sub>	Steering Diode Reverse Current	V <sub>R</sub> = 100V					60	μA
lq	Quiescent Current (Note 3)	0% Duty Cycle ( $V_3 = 3.0V$ )			6		mA	
		100% Duty Cycle ( $V_3 = 0V$ )			26		mA	
V <sub>2</sub>	Reference Voltage on Pin 2	$T_{MIN} \le T_A \le T_{MAX}$		2.3	2.5	2.7	V	
V <sub>CLK H</sub>	Clock Output High	I <sub>CLK</sub> = -750 μA		1.2	1.6		V	
V <sub>CLK L</sub>	Clock Output Low	$I_{CLK} = 80 \ \mu A$				0.9	V	
$\Delta V_2$	Line Regulation of Reference Voltage on Pin 2	$v_{MIN} \le v_{IN} \le v_{MAX}$			5		mV	
R <sub>A</sub>	Resistance on Pin 3 to Ground	(Note 4)			4.0		kΩ	
VOUT	Output Voltage Tolerance	Feedback Resistor R <sub>f</sub> Tol. $\pm$ 1%			4	9	%	
V <sub>4</sub>	Voltage Swing—Pin 4				3.0		V	
I <sub>4</sub>	Charging Current—Pin 4				330		μA	
I <sub>CLK</sub>	Clock Input Current—Pin 6	$V_{CLK} = 3.5V$			1.75	4	mA	
t <sub>r</sub>	Transistor Current Rise Time	I <sub>O</sub> = 2.0A (Note 6)			70		ns	
		I <sub>O</sub> = 7.0A (Note 6)			120		ns	
t <sub>f</sub>	Transistor Current Fall Time	I <sub>O</sub> = 2.0A (Note 6)			100		ns	
	I <sub>O</sub> = 7.0A (Note 6)			160		ns		
ts	Diode Storage Time	I <sub>O</sub> = 7.0A (Note 6)			120		ns	
t <sub>d</sub>	Delay Time	I <sub>O</sub> = 7.0A (Note 6)			600		ns	
f <sub>MAX</sub>	Max Clock Frequency	(Note 5)					200	kHz
Z <sub>PIN 1</sub>	Impedance at Pin 1	(Note 6)			5		MΩ	
η	Efficiency	$V_{OUT} = 5V$		$f_0 = 25 \text{ kHz}$ (Note 6)		80		%
		$I_{OUT} = 1A$		$f_{O} = 200 \text{ kHz}$ (Note 5)		70		%
$\theta_{\rm JC}$	Thermal Resistance	(Note 1)				4.0		°C/W

## Electrical Characteristics (Continued)

Note 1:  $\theta_{,IA}$  is typically 35°C/W for natural convection cooling.

- Note 2: V<sub>OUT</sub> and I<sub>OUT</sub> refer to the output DC voltage and output current of a switching supply after the output LC filter as shown in Figure 1.
- Note 3: Quiescent current depends on the duty cycle of the switching translator.
- Note 4: This test includes the input bias current of the error amplifier.
- Note 5: Circuit configured as shown in Figure 1.
- Note 6: These parameters are not tested. They are given for informational purposes only.
- Note 7: Functionally tested at limits only (pass-fail).

Note 8: A military RETS specification is available upon request. At the time of printing, the HS7067 RETs specification complied with the Min and Max limits in this table. The HS7067K may also be procured as a Standard Military Drawing.

# **Typical Performance Characteristics**



# **Typical Applications**

THE BUCK CONVERTER (Step Down)

The buck converter is the most common application in switching-power conversion. It provides a step-down of voltage with a minimum of components and a maximum of efficiency (for further information on the theory of operation of a buck converter, see AN-343). The complete circuit is shown in Figure 1.

fo	25 kHz	200 kHz
L	86 µH	21 μH
CT	0.0039 μF	330 pF
C <sub>C</sub>	0.2 μF	0.068 μF
R <sub>f</sub>	4 kΩ	4 kΩ
R <sub>C</sub>	5.7 kΩ	5.7 kΩ
C <sub>OUT</sub>	1500 μF	680 μF
VIN = 10V to 35V Load Regulation = 40 mV   VOUT = 5V Line Regulation = 5 mV   IOUT = 1A to 6A		

# Line Regulation = 5 mV



### Design equations:

Following are the design equations for a buck converter application using the HS 7067:

$$C_T = \frac{1}{10^4 \times f_O}$$

$$\begin{split} L_{\text{MIN}} &= \frac{(V_{\text{IN}(\text{MAX})} - V_{\text{O}}) \, V_{\text{O}}}{V_{\text{IN}(\text{MAX})} \times f_{\text{O}} \times \Delta I} \qquad (\text{Note 7, 9}) \\ C_{\text{MIN}} &= \frac{\Delta I}{4 \, f_{\text{O}} \, (\text{e}_{\text{O}} - \Delta I \times \text{ESR})} \qquad (\text{Note 8, 9}) \\ C_{\text{C}} &= \frac{\sqrt{10 \, \text{LC}}}{R_{\text{C}}} \\ R_{\text{C}} &= \frac{2 \times 10^5}{V_{\text{IN}(\text{MAX})}} \end{split}$$

$$R_{\rm f} = 4k \left(\frac{V_{\rm O} - 2.5}{2.5}\right) \Omega$$

F

Note 7: L<sub>MIN</sub> is the minimum value of output filter inductance, L, for stable operation.

- Note 8: C<sub>MIN</sub> is the minimum value of output filter capacitance, C, necessary to achieve an output ripple voltage, e<sub>O</sub>. ESR is the Effective Series Resistance of the output filter capacitor, C, at the operating frequency, f<sub>O</sub>.
- **Note 9:**  $\Delta I = \text{Peak to Peak Ripple current through the inductor and the capacitor. <math>\frac{\Delta I}{2} < I_{O \text{ MIN}} \text{ and } \frac{\Delta I}{2} < 7 I_{O \text{ MAX}}.$

### **Efficiency Equations**

Since high efficiency is the principal advantage of switchedmode power conversion, switching regulator losses are an important design concern. Losses and efficiency of a buck converter can be calculated with the following equations.

 ${\sf I}_{\sf O}$  is the load current, and is the average output current at pin 8.

Switching Period (T)

$$T = \frac{1}{f_O} = t_{ON} + t_{OFF}$$

Duty Cycle (D)

$$\mathsf{D} = \frac{\mathsf{t}_{\mathsf{ON}}}{\mathsf{t}_{\mathsf{ON}} + \mathsf{t}_{\mathsf{OFF}}} = \frac{\mathsf{V}_{\mathsf{O}} + \mathsf{V}_{\mathsf{F}}}{\mathsf{V}_{\mathsf{IN}} - \mathsf{V}_{\mathsf{S}} + \mathsf{V}_{\mathsf{F}}}$$

Transistor DC Losses (PT)

$$\label{eq:PT} P_T = V_S \times I_O \times D$$
   
 Transistor Switching Losses (P\_S)

$$\mathsf{P}_{\mathsf{S}} = (\mathsf{V}_{\mathsf{IN}} + \mathsf{V}_{\mathsf{F}}) \times \mathsf{I}_{\mathsf{O}} \times \frac{(\mathsf{t}_{\mathsf{f}} + \mathsf{t}_{\mathsf{f}} + 2\mathsf{t}_{\mathsf{S}})\,\mathsf{f}_{\mathsf{O}}}{2}$$

Capacitor Losses (P<sub>C</sub>)

$$P_{C} = ESR \times \left(\frac{V_{O}(T - DT)}{4L}\right)^{2}$$

Diode DC Losses (PD)

$$P_D = V_f \times I_O \times (1 - D)$$

Drive Circuit Losses (DL)

$$\rm D_L = 0.02 \times V_{IN} \times D$$

Inductor Losses (PL)

$$P_L = I_O^2 \times R_L$$
 (DC winding resistance)

Power Output (P<sub>O</sub>)

$$P_{O} = \frac{\left(\left(V_{IN} - V_{S}\right) t_{ON}\right) - \left(\left(V_{F}\right) t_{OFF}\right)}{t_{ON} + t_{OFF}} \times I_{O}$$

Efficiency  $(\eta)$ 

$$\eta = \frac{P_O}{P_{IN}} = \frac{P_O}{P_O + P_T + P_S + P_D + D_L + P_L + P_C}$$

### TRANSFORMER COUPLED CONVERTERS

In addition to the implementation of a buck converter, the HS 7067 can be used in various transformer coupled configurations. They can be used in various topologies such as: step-up, step-down, inverter, multiple outputs and isolated converters.

There are basically two different methods in implementing transformer coupled converters: the flyback and the foward topology.

### The Flyback Principle

*Figure 2* shows a functional diagram of a flyback converter. Depending on the turn ratio N2/N1 and the feedback voltage, it can be implemented as a step-down or step-up converter.

When the switch is on, the current  $(I_p)$  flows through the primary winding creating a magnetic flux in the core and storing the energy. At this time, the voltage at the secondary keeps the same polarity (with respect to the dotted terminals), the diode is off and no current flows through it. When the switch is off, the voltage at the secondary and primary becomes reversed and the diode turns-on (I<sub>d</sub>). The stored energy is then transferred to the load and the output filter capacitor. The energy stored in the capacitor will supply the load current during the next turn-on.



FIGURE 2. Typical Flyback Functional Diagram



FIGURE 3. Typical Flyback Waveforms

The load current is not supplied directly by the input source when the switch is on, but only by the energy stored in the output capacitor. The output voltage is monitored by the feedback loop which controls the duty cycle (D) through the PWM (Pulse Width Modulator) which in turn, modulates the amount of energy being transferred from the input to the output. Figure 3 shows the waveforms of a continuous mode flyback converter (primary current Ip is DC biased).

### **The Forward Principle**

The forward converter is a little more complex and requires more components than the flyback, but the output ripple voltage is smaller. Figure 4 shows a simplified diagram of a forward converter.

When the switch turns-on, a voltage  $V_5=V_1\times N_2/N_1$  appears at the secondary of the transformer. The diode  $D_2$ 



is off while  $D_1$  turns-on, allowing the current to flow through the inductor L ( $I_{d1}$  and  $I_L$ ), storing energy in its core, and supplying the load current ( $I_{out}$ ) and the capacitor current ( $I_c$ ) at the same time. When the switch turns-off, the magnetic energy stored in the core of the inductor creates a current ( $I_{d2}$ ) which flows through the diode  $D_2$ . The load current  $I_{out}$  therefore, equals to  $I_{d2}$  +  $I_c$ .

During the "off" time of the switch, some residual magnetism will stay in the core of the transformer and has to be removed before the next cycle, so that it does not accumulate, leading to core saturation.

A demagnetizing winding is used to "dump" the residual energy back to the input or output of the converter. The

- V<sub>p</sub> = Voltage at primary
- $V_{as}$  = Voltage across the switch
- V<sub>s</sub> = Voltage at secondary
- Ip = Current at primary
- $I_{d1}$  = Current through diode  $D_1$
- $I_{d2}$  = Current through diode  $D_2$
- $\mathsf{I}_{d3} \qquad = \text{ Current through diode } \mathsf{D}_3$
- $I_L$  = Current through inductor L
- I<sub>c</sub> = Current through output cap
- Iout = Output current of the converter
- $\Delta_I = Ripple current$
- F = Switching frequency
- $D = T_{on} / (T_{off} + T_{on})$
- $v_1 \qquad = v_{in} \times \, v_1/v_3 \qquad v_3 = v_{in}$
- $v_2 = v_{in} + v_1$
- $V_4 =$  Saturation voltage of the switch
- $v_5 \qquad = v_{in} \times v_2/v_1 \qquad v_6 = v_{in} \times v_2/v_3$

Figure 5 shows the waveforms of the forward converter.

When the switch is off,  $V_{as}=V_{in}+(V_{in}\times N_1/N_3)$  during the demagnetization time  $(T_d)$  and then, drops to  $V_{as}=V_{in}$  as indicated in Figure 5.

functional principle of the demagnetizing winding is similar to the flyback in the sense that, during the turn-off time, the residual magnetism will generate a reverse voltage at the demagnetizing winding (with respect to the dotted terminals) turning on the diode  $D_3$ .

In the forward mode, when the switch is off, the load current is supplied by the energy stored in the output capacitor and the choke inductor but when the switch is on, it is supplied by the input source through the transformer. This accounts for the lower output ripple voltage.

The output voltage is monitored by the feedback loop, which controls the duty cycle through the PWM, which in turn modulates the amount of energy being transferred from the input to the output.



With both flyback and forward topologies, it is possible to design an inverting converter by using an external op-amp (*Figure 6*).



#### Flyback Step-Up Application

Figure 7 shows flyback converter in a step-up mode where an input voltage of +12V to +30V will be converted into a regulated output voltage of +50V.

#### **Performance Data**

Parameter	Conditions	Result
Efficiency	$V_{out} = 50V @300 mA$ $V_{in} = 15V$	82%
Line Regulation	$\label{eq:vout} \begin{split} V_{out} &= 50V \ @300 \ mA \\ 12V &\leq V_{in} \leq 30V \end{split}$	0.2%
Load Regulation	$V_{in} = 15V$ $V_{out} = 50V$ $50 \text{ mA} \le I_{out} \le 300 \text{ mA}$	0.2%

### Isolated Flyback Converter

Figure 8 shows an isolated flyback converter using a sense winding for feedback. Although, in practice the line regulation is acceptable, the load regulation can be marginal if the coupling between the windings is poor. However, the sense winding cannot detect any ohmic voltage drop in the main output so, a heavier gauge wire should be used to reduce this regulation error. Also, the sense winding will not sense the non-linear voltage drop across the diode, and this accounts for most of the load regulation inaccuracy. Therefore, the sense winding method is only recommended for applications where load variations are small.

*Figure 8* shows an isolated flyback converter with an output of 5V at 2A. The input voltage range is from +10V to +40V. The output can be adjusted to +5V by using the 5 k $\Omega$  trimpot.

### Performance Data

Parameter	Conditions	Result
Efficiency	$V_{out} = 5V @ 2A$ $V_{in} = 30V$	75%
Line Regulation	$\begin{array}{l} V_{out} = 5V @ 2A \\ 10V \leq V_{in} \leq 40V \end{array}$	5%
Load Regulation	$V_{in} = 30V$ 1A $\leq I_{out} \leq 2A$	7%

#### **Isolated Forward Converter**

As described previously, forward converters exhibit lower output ripple voltage and the opto-coupler feedback scheme provides good regulation as well as input to output isolation.

An opto-coupler feedback is usually difficult to implement because the transfer function of the opto-coupler is non-linear, the current transfer ratio changes with time and temperture and also from one unit to another. *Figure 9a* shows the circuit diagram of a 5V @ 3A power converter with an input voltage range of +14V to +30V using an isolated forward topology.





--- OVERFLOW DATA THIS PAGE ---

FIGURE 9b.

An LM385Z (adjustable reference) is used as a comparator and error amplifier. This reference always wants to maintain 1.2V between pins 1 and 2 and will draw as much current as necessary from the opto-coupler to achieve this. Therefore, the feedback loop is virtually independent of the gain of the opto-coupler.

### Performance Data

Parameter	Conditions	Result	
Efficiency	$V_{out} = 5V @ 3A$ $V_{in} = 30V$	78%	
Line Regulation	$\begin{array}{l} V_{out} = 5V @ 3A \\ 14V \leq V_{in} \leq 30V \end{array}$	0.1%	
Load Regulation	$\label{eq:Vout} \begin{array}{l} V_{out} = 5V \\ V_{in} = 20V \\ 0.5A \leq I_{out} \leq 3A \end{array}$	0.1%	

# **Application Hints**

### DUTY CYCLE LIMITING

In a flyback converter, the error amplifier sees 0V at the output of the converter during the initial turn-on, and forces the duty cycle to 100% until it sees the output voltage rising to the final value; but no voltage will appear if the switch does not turn off (see flyback principle). The result is that the core will saturate, reducing the effective impedance of the transformer to about 0 $\Omega$ , and destroying the pass transistor. To prevent this, the duty cycle must be limited to a value at which the core does not saturate. A diode connected between pins 1 and 2 (*Figure 11*), will limit the duty cycle to about 80%.



FIGURE 11. Duty Cycle Limiting Circuit

### SOFT START

For any converter, connecting a large capacitor (20 to 200  $\mu$ F) between pin 2 and the case is recommended to allow the reference voltage to slowly reach its final value after start-up. This allows the HS 7067 to start-up smoothly and minimizes the inrush current. The time constant can be calculated by:

$$\Gamma = 10^3 \times C$$

It is always a good practice to incorporate soft start and duty cycle limiting when designing a switching power converter, especially when a current limit circuitry is not utilized.

#### CURRENT LIMIT

The schematic in *Figure 12* shows how to protect the pass transistor against excessive current, by sensing the current through a series resistor, and shorting the PWM control voltage at pin 1 to ground, using transistor 2N5772 (this is made possible by the 5 M $\Omega$  output impedance of the error amplifier), which will cause the pass transistor to turn off.



#### FIGURE 12. Current Limit Circuitry

The sense resistor should be a low inductance type, otherwise the series inductance creates a high impedance at transients and activates the shutdown circuitry. If such a resistor cannot be found, a 0.1  $\mu F$  connected in parallel with it will compensate the series inductance.

When such a circuitry is used, the duty cycle limiting diode becomes optional, but the soft start capacitor should still be at least 10  $\mu$ F.

#### DECOUPLING AND GROUNDING

Special attention should be given to the decoupling of the HS 7067 itself at the input (pin 5), where the capacitor must be at least 100  $\mu$ F and connected as close to the device as possible. Large switching spikes at the input of the pass transistor can cause breakdown of the junction and destroy the device. (See Figure 13.)

The waveform at the top of the picture represents the voltage across the switch of a typical BUCK (step down) converter. When the switch is turned off, the current in the inductor falls to zero (see waveform at the bottom) and a switching spike occurs across the switch. This spike can reach several tens of volts on top of the normally expected voltage across the switch and lead to stress on the device if the overall voltage exceeds the maximum rating.

The picture below shows a spike of about ten volts with a 330  $\mu {\rm F}$  capacitor of average quality.



VERTICAL SCALE: 20 VOLTS/DIV HORIZONTAL SCALE: 2 µS/DIV

TI /K/6746-17

#### FIGURE 13

The reference voltage (pin 2) must be decoupled with at least 10  $\mu$ F and the compensation network (pin 1) should be decoupled with a ceramic capacitor of 1 nF to 10 nF. Switching noise on the reference voltage pin (pin 2) or on the compensation pin (pin 1) can create different types of oscillations and instabilities.

Because of the high current and high voltage capability of the HS 7067 a single point grounding or, at least a grounding where the force ground is separated from the circuit ground, is highly recommended.

TI /K/6746-15



National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications

Tsimshatsui, Kowloon Hong Kong Tel: (852) 2737-1600 Fax: (852) 2736-9960

This datasheet has been download from:

www.datasheetcatalog.com

Datasheets for electronics components.