

FDD6530A

20V N-Channel PowerTrench® MOSFET

General Description

This N-Channel MOSFET has been designed specifically to improve the overall efficiency of DC/DC converters using either synchronous or conventional switching PWM controllers. It has been optimized for low gate charge, low RDS(ON) and fast switching speed.


Applications


- DC/DC converter
- Motor drives

Features

• 21 A, 20 V $R_{DS(ON)} = 32 \ m\Omega \ @ \ V_{GS} = 4.5 \ V$ $R_{DS(ON)} = 47 \ m\Omega \ @ \ V_{GS} = 2.5 \ V$

- Low gate charge (6.5 nC typical)
- · Fast switching
- High performance trench technology for extremely low $R_{\text{DS(ON)}}$





Absolute Maximum Ratings T_A=25°C unless otherwise noted

Symbol	Parameter		Ratings	Units
V_{DSS}	Drain-Source Voltage		20	V
V_{GSS}	Gate-Source Voltage		±8	V
I _D	Drain Current - Continuous	(Note 3)	21	А
	- Pulsed	(Note 1a)	100	
P _D	Power Dissipation	(Note 1)	33	W
		(Note 1a)	3.3	
		(Note 1b)	1.6	
T_J , T_{STG}	Operating and Storage Junction Tem	perature Range	-55 to +175	°C

Thermal Characteristics

R _{θJC}	Thermal Resistance, Junction-to-Case	(Note 1)	4.5	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient	(Note 1a)	45	°C/W
R _{e,JA}	Thermal Resistance, Junction-to-Ambient	(Note 1b)	96	°C/W


Package Marking and Ordering Information

Device Marking	Device	Reel Size	Tape width	Quantity
FDD6530A	FDD6530A	13"	16mm	2500 units

Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
Drain-Sc	ource Avalanche Ratings (Note	e 2)		l		
W _{DSS}	Drain-Source Avalanche Energy	Single Pulse, V _{DD} = 10 V			55	mJ
I _{AR}	Drain-Source Avalanche Current				8	Α
Off Char	acteristics				•	
BV _{DSS}	Drain-Source Breakdown Voltage	$V_{GS} = 0 \text{ V}, \qquad I_{D} = 250 \mu\text{A}$	20			V
ΔBV _{DSS} ΔT _J	Breakdown Voltage Temperature Coefficient	I_D = 250 μ A, Referenced to 25°C		15		mV/°C
I _{DSS}	Zero Gate Voltage Drain Current	$V_{DS} = 16 \text{ V}, \qquad V_{GS} = 0 \text{ V}$			1	μΑ
I _{GSSF}	Gate-Body Leakage, Forward	$V_{GS} = 8 \text{ V}, \qquad V_{DS} = 0 \text{ V}$			100	nA
I_{GSSR}	Gate-Body Leakage, Reverse	$V_{GS} = -8 \text{ V}, \qquad V_{DS} = 0 \text{ V}$			-100	nA
On Char	acteristics (Note 2)					
V _{GS(th)}	Gate Threshold Voltage	$V_{DS} = V_{GS}$, $I_D = 250 \mu A$	0.4	0.9	1.2	V
$\frac{\Delta V_{GS(th)}}{\Delta T_J}$	Gate Threshold Voltage Temperature Coefficient	I_D = 250 μ A, Referenced to 25°C		-3		mV/°C
R _{DS(on)}	Static Drain–Source On–Resistance	$V_{GS} = 4.5 \text{ V}, I_D = 8 \text{ A}$ $V_{GS} = 2.5 \text{ V}, I_D = 6.6 \text{ A}$ $V_{GS} = 4.5 \text{ V}, I_D = 8 \text{ A}, T_1 = 125 ^{\circ}\text{C}$		26 36 36	32 47 48	mΩ
I _{D(on)}	On-State Drain Current	$V_{GS} = 4.5 \text{ V}, I_D = 8 \text{ A}, T_J = 125^{\circ}\text{C}$ $V_{GS} = 4.5 \text{ V}, V_{DS} = 5 \text{ V}$	20			Α
g _{FS}	Forward Transconductance	$V_{DS} = 5 \text{ V}, \qquad I_{D} = 8 \text{ A}$		21		S
Dynamic	Characteristics					
C _{iss}	Input Capacitance	$V_{DS} = 10 \text{ V}, \qquad V_{GS} = 0 \text{ V},$		710		pF
Coss	Output Capacitance	f = 1.0 MHz		173		pF
C _{rss}	Reverse Transfer Capacitance			84		pF
Switchir	ng Characteristics (Note 2)	•		,		
t _{d(on)}	Turn-On Delay Time	$V_{DD} = 10 \text{ V}, \qquad I_{D} = 1 \text{ A},$		8	16	ns
t _r	Turn-On Rise Time	$V_{GS} = 4.5 \text{ V}, \qquad R_{GEN} = 6$		7	14	ns
t _{d(off)}	Turn-Off Delay Time			18	32	ns
t _f	Turn-Off Fall Time			4	8	ns
Q_g	Total Gate Charge	$V_{DS} = 10 \text{ V}, \qquad I_{D} = 8 \text{ A},$		6.5	9	nC
Q _{gs}	Gate-Source Charge	V _{GS} = 4.5 V		1.3		nC
Q _{gd}	Gate-Drain Charge	1		1.9		nC
Drain-S	ource Diode Characteristics	and Maximum Ratings		•		•
Is	Maximum Continuous Drain-Source	_			2.7	Α
V _{SD}	Drain-Source Diode Forward Voltage	$V_{GS} = 0 \text{ V}, I_S = 2.7 \text{ A}$ (Note 2)		0.8	1.2	V

Notes:

1. R_{8JA} is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. R_{8JC} is guaranteed by design while R_{8CA} is determined by the user's board design.



- 2. Pulse Test: Pulse Width < $300\mu s$, Duty Cycle < 2.0%
- 3. Maximum current is calculated as: $\sqrt{\frac{P_D}{D_{DCI(OM)}}}$ where P_D is maximum power dissipation at $T_C = 25^{\circ}C$ and $R_{DS(OM)}$ is at $T_{J(max)}$ and $V_{GS} = 10V$. Package current limitation is 21A

Typical Characteristics




Figure 1. On-Region Characteristics.




Figure 3. On-Resistance Variation with Temperature.




Figure 5. Transfer Characteristics.




Figure 2. On-Resistance Variation with Drain Current and Gate Voltage.




Figure 4. On-Resistance Variation with Gate-to-Source Voltage.





Figure 6. Body Diode Forward Voltage Variation with Source Current and Temperature.

Typical Characteristics








Figure 7. Gate Charge Characteristics.








Figure 9. Maximum Safe Operating Area.

Figure 10. Single Pulse Maximum Power Dissipation.




Figure 11. Transient Thermal Response Curve.

Thermal characterization performed using the conditions described in Note 1b. Transient thermal response will change depending on the circuit board design.

TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

ACEx™	FAST®	OPTOPLANAR™	STAR*POWER™
Bottomless™	FASTr™	PACMAN™	Stealth™
CoolFET™	FRFET™	POP™	SuperSOT™-3
CROSSVOLT™	GlobalOptoisolator™	Power247™	SuperSOT™-6
DenseTrench™	GTO™	PowerTrench®	SuperSOT™-8
DOME™	HiSeC™	QFET™	SyncFET™
EcoSPARK™	ISOPLANAR™	QS™	TinyLogic™
E ² CMOS TM	LittleFET™	QT Optoelectronics™	TruTranslation™
EnSigna™	MicroFET™	Quiet Series™	UHC™
FACT™	MICROWIRE™	SILENT SWITCHER®	UltraFET ®
FACT Quiet Series™	OPTOLOGIC™	SMART START™	VCX™

STAR*POWER is used under license

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS

Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.

Rev. H3

This datasheet has been download from:

www.datasheetcatalog.com

Datasheets for electronics components.