SCAS326A - JUNE 1990 - REVISED NOVEMBER 1995

 Replaces SN74AS305 Maximum Output Skew of 1 ns 	D OR N PACKAGE (TOP VIEW)		
• Maximum Pulse Skew of 1 ns			
 TTL-Compatible Inputs and Outputs 	Q4[2 15]Q1		
 Center-Pin V_{CC} and GND Configurations Minimize High-Speed Switching Noise 	GND[] 3 14]] <u>CLR</u> GND[] 4 13]] V _{CC}		
 Package Options Include Plastic Small-Outline (D) Package and Standard Plastic (N) 300-mil DIPs 	GND[5 12] V _{CC} Q5[6 11] CLK Q6[7 10] PRE Q7[8 9] Q8		
description			

description

The CDC305 contains eight flip-flops designed to have low skew between outputs. The eight outputs (four in-phase with CLK and four out-of-phase) toggle on successive CLK pulses. Preset (\overline{PRE}) and clear (\overline{CLR}) inputs are provided to set the Q and \overline{Q} outputs high or low independent of the clock (CLK) input.

The CDC305 has output and pulse-skew parameters $t_{sk(o)}$ and $t_{sk(p)}$ to ensure performance as a clock driver when a divide-by-two function is required.

The CDC305 is characterized for operation from 0°C to 70°C.

FUNCTION TABLE							
INPUTS			OUTPUTS				
CLR	PRE	CLK	Q1–Q4	<u>Q</u> 5– <u>Q</u> 8			
L	Н	Х	L	Н			
н	L	Х	н	L			
L	L	Х	L†	L†			
н	Н	L	Q ₀	Q ₀ Q ₀			
н	Н	Ŷ	Q ₀ Q0	Q ₀			

EUNCTION TABLE

[†] This configuration does not persist when PRE or CLR returns to its inactive (high) level.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1995, Texas Instruments Incorporated


SCAS326A – JUNE 1990 – REVISED NOVEMBER 1995

logic symbol[†]



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[‡]

Supply voltage, V _{CC}
Input voltage, V_1
Maximum power dissipation at $T_A = 55^{\circ}C$ (in still air) (see Note 1): D package
N package 1.2 W
Storage temperature range, T _{stg} –65°C to 150°C

[‡] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 300 mils, except for the N package, which has a trace length of zero. For more information, refer to the *Package Thermal Considerations* application note in the 1994 *ABT Advanced BiCMOS Technology Data Book*, literature number SCBD002B.



SCAS326A - JUNE 1990 - REVISED NOVEMBER 1995

recommended operating conditions

		MIN	NOM	MAX	UNIT
Vcc	Supply voltage	4.5	5	5.5	V
VIH	High-level input voltage	2			V
VIL	Low-level input voltage			0.8	V
ЮН	High-level output current			-24	mA
IOL	Low-level output current			48	mA
TA	Operating free-air temperature	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		MIN T	YP [†] MAX	UNIT
VIK	$V_{CC} = 4.5 V,$	lı = – 18 mA		-1.2	V
Vou	$V_{CC} = 4.5 V \text{ to } 5.5 V,$	I _{OH} = -2 mA	V _{CC} -2		v
VOH	$V_{CC} = 4.5 V,$	I _{OH} = -24 mA	2	2.8	7
VOL	$V_{CC} = 4.5 V,$	I _{OL} = 48 mA		0.3 0.5	V
lı	V _{CC} = 5.5 V,	V _I = 7 V		0.1	mA
Iн	V _{CC} = 5.5 V,	V _I = 2.7 V		20	μΑ
Ι _{ΙL}	V _{CC} = 5.5 V,	V _I = 0.4 V		-0.5	mA
IO‡	$V_{CC} = 5.5 V,$	V _O = 2.25 V	-50	-150	mA
Icc	V _{CC} = 5.5 V,	See Note 2		40 70	mA

[†] All typical values are at $V_{CC} = 5 V$, $T_A = 25^{\circ}C$. [‡] The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, I_{OS}. NOTE 2: I_{CC} is measured with CLK and PRE grounded, then with CLK and CLR grounded.

timing requirements over recommended ranges of supply voltage and operating free-air temperature

			MIN	MAX	UNIT	
f _{clock} Clock frequency			0	80	MHz	
t _w Pulse duratic		CLR or PRE low	5			
	Pulse duration	CLK high	4		ns	
		CLK low	6			
t _{su}	Setup time before CLK^\uparrow	CLR or PRE inactive	6		ns	



SCAS326A - JUNE 1990 - REVISED NOVEMBER 1995


switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	түр†	МАХ	UNIT	
fmax [‡]				80			MHz	
^t PLH	CLK	Q, <u>Q</u>		2	6	9	ns	
^t PHL	GER	Q, Q	$R_{L} = 500 \ \Omega, C_{L} = 50 \ pF$	2	6	9		
^t PLH	PRE or CLR	Q, <u>Q</u>	R _L = 500 Ω, C _L = 50 pF	3	7	12	ns	
^t PHL	PRE OF CLR		$K_{L} = 500.22, C_{L} = 50.01$	3	7	12	115	
	Q				1			
^t sk(o)	CLK	Q	$R_L = 500 \Omega$, $C_L = 10 pF$ to 30 pF, See Figure 2			1	1 ns 1.5	
		Q1– <u>Q</u> 8	See Figure 2			1.5		
^t sk(p)	CLK	Q1	Q1, <mark>Q</mark> 8				1.5	
		Q2-Q7	$R_L = 500 \Omega$, $C_L = 10 \text{ pF to } 30 \text{ pF}$			2	ns	
tr						4.5	ns	
tf						3.5	ns	


[†] All typical values are at V_{CC} = 5 V, T_A = 25°C.

 f_{max} minimum values are at C_L = 0 to 30 pF.

PARAMETER MEASUREMENT INFORMATION



LOAD CIRCUIT




NOTES: A. CL includes probe and jig capacitance.

B. Input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, t_f = 2.5 ns, t_f = 2.5 ns.

Figure 1. Load Circuit and Voltage Waveforms



SCAS326A - JUNE 1990 - REVISED NOVEMBER 1995



PARAMETER MEASUREMENT INFORMATION

NOTES: A. $t_{sk(0)}$ CLK to Q are calculated as the greater of:

- The difference between the fastest and slowest of t_{PLHn} (n = 1, 2, 3, 4)

- The difference between the fastest and slowest of t_{PHLn} (n = 1, 2, 3, 4)
- B. $t_{sk(0)}$ CLK to \overline{Q} are calculated as the greater of:
 - The difference between the fastest and slowest of t_{PLHn} (n = 5, 6, 7, 8)
 - The difference between the fastest and slowest of t_{PHLn} (n = 5, 6, 7, 8)
- C. $t_{sk(0)}$ CLK to Q and \overline{Q} are calculated as the greater of:
 - The difference between the fastest and slowest of t_{PLHn} (n = 1, 2, 3, 4), t_{PHLn} (n = 5, 6, 7, 8)
- The difference between the fastest and slowest of t_{PHLn} (n = 1, 2, 3, 4), t_{PLHn} (n = 5, 6, 7, 8)
- D. $t_{sk(p)}$ is calculated as the greater of $|t_{PLHn} t_{PHLn}|$ (n = 1, 2, 3, ..., 8).

Figure 2. Waveforms for Calculation of t_{sk(o)} and t_{sk(p)}



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated

This datasheet has been downloaded from:

www.DatasheetCatalog.com

Datasheets for electronic components.