FEATURES
256 Switches in a $16 \times 16$ Array
Wide Signal Range: to Supply Rails of $\mathbf{2 4}$ V or $\pm 12$ V
Low On-Resistance: $200 \Omega$ Typ
TTL/CMOS/Microprocessor-Compatible Control Lines
Serial Input Simplifies Interface
Serial Output Allows Cascading for More Channels
Low Power Consumption: 2 mW Quiescent
Compact 44-Lead PLCC

## FUNCTIONAL BLOCK DIAGRAM



To extend the number of switches in the array, you may cascade multiple AD75019s. The SOUT output is the end of the shift register, and may be connected to the SIN input of the next AD75019.

The AD75019 is fabricated in Analog Devices' BiMOS II process. This epitaxial BiCMOS process features CMOS devices for low distortion switches and bipolar devices for ESD protection.

## REV. C

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781/329-4700 World Wide Web Site: http://www.analog.com Fax: 781/326-8703 © Analog Devices, Inc., 1999

| AD75019 | Symbol | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MULTIPLEXER |  |  |  |  |  |
| Input Signal Range | $\mathrm{V}_{\text {IN }}$ | $\mathrm{V}_{\text {SS }}-0.5$ |  | $\mathrm{V}_{\mathrm{DD}}+0.5$ | V |
| Switch ON Resistance, $\mathrm{V}_{\text {DD }}$ and $\mathrm{V}_{\text {SS }}= \pm 12 \mathrm{~V}, \mathrm{~V}_{\text {SIGNAL }}= \pm 12 \mathrm{~V}$ | $\mathrm{R}_{\mathrm{ON}}$ |  | 150 | 300 | $\Omega$ |
| Switch ON Resistance, $\mathrm{V}_{\text {DD }}$ and $\mathrm{V}_{\text {SS }}= \pm 5 \mathrm{~V}, \mathrm{~V}_{\text {SIGNAL }}= \pm 5 \mathrm{~V}$ | $\mathrm{R}_{\mathrm{ON}}$ |  | 300 | 500 | $\Omega$ |
| Switch ON Resistance Matching ${ }^{2}$, $\mathrm{V}_{\text {SIGNAL }}= \pm 12 \mathrm{~V}$ | $\Delta \mathrm{R}_{\mathrm{ON}}$ |  | 20 | 30 | $\Omega$ |
| Leakage Current, $\mathrm{V}_{\text {SIGNAL }}= \pm 10 \mathrm{~V}$ |  |  | 2 | 10 | nA |
| Input/Output Capacitance | $\mathrm{C}_{\text {IN }}$ |  |  | 25 | pF |
| Isolation Between Any Two Channels $\mathrm{R}_{\mathrm{S}}=600 \Omega, \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega, \mathrm{~V}_{\mathrm{SIGNAL}}=2 \mathrm{~V} \mathrm{p}-\mathrm{p}$ |  |  |  |  |  |
| $\mathrm{f}_{\text {SIGNAL }}=1 \mathrm{kHz}$ |  | 92 |  |  | dB |
| $\mathrm{f}_{\text {SIGNAL }}=20 \mathrm{kHz}$ |  | 69 |  |  | dB |
| $\mathrm{f}_{\text {SIGNAL }}=1 \mathrm{MHz}$ |  | 38 |  |  | dB |
| Total Harmonic Distortion $\mathrm{R}_{\mathrm{S}}=600 \Omega, \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega, \mathrm{~V}_{\text {SIGNAL }}=2 \mathrm{~V} \mathrm{p}-\mathrm{p}$ |  |  |  | 0.01 | \% |
| Switch Frequency Response, -3 dB $\mathrm{R}_{\mathrm{S}}=600 \Omega, \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega, \mathrm{~V}_{\text {SIGNAL }}=2 \mathrm{~V} \mathrm{p}-\mathrm{p}$ |  | 20 |  |  | MHz |
| Propagation Delay |  |  | 4 | 8 |  |
| DIGITAL INPUTS (SIN, SCLK, PCLK) |  |  |  |  |  |
| Logic Levels (TTL Compatible) |  |  |  |  |  |
| Input Voltage, Logic " 1 " | $\mathrm{V}_{\text {IH }}$ | 2.4 |  | 5.5 | V |
| Input Voltage, Logic "0" | $\mathrm{V}_{\text {IL }}$ | 0 |  | 0.8 | V |
| Input Current, $\mathrm{V}_{\mathrm{IH}}=5.5 \mathrm{~V}$ | $\mathrm{I}_{\mathrm{IH}}$ |  |  | $\pm 1$ | $\mu \mathrm{A}$ |
| Input Current, $\mathrm{V}_{\text {IL }}=0.8 \mathrm{~V}$ | $\mathrm{I}_{\text {IL }}$ |  |  | $\pm 1$ | $\mu \mathrm{A}$ |
| Input Capacitance | $\mathrm{C}_{\text {IN }}$ |  |  | 10 | pF |
| DIGITAL OUTPUTS (SOUT) |  |  |  |  |  |
| Logic Levels (TTL Compatible) |  |  |  |  |  |
| Output Voltage, Logic "1" | $\mathrm{V}_{\mathrm{OH}}$ | 2.8 |  |  | V |
| Output Voltage, Logic "0" | $\mathrm{V}_{\text {OL }}$ |  |  | 0.4 | V |
| Output Current, $\mathrm{V}_{\mathrm{OH}}=2.8 \mathrm{~V}$ | $\mathrm{I}_{\mathrm{OH}}$ | 3.2 |  |  | mA |
| Output Current, $\mathrm{V}_{\text {OL }}=0.4 \mathrm{~V}$ | $\mathrm{I}_{\text {OL }}$ | 3.2 |  |  | mA |
| POWER SUPPLY REQUIREMENTS |  |  |  |  |  |
| Voltage Range, Total Analog | $\mathrm{V}_{\mathrm{DD}}-\mathrm{V}_{\text {SS }}$ | 9.0 |  | 25.2 | V |
| Voltage Range, Positive Analog | $\mathrm{V}_{\mathrm{DD}}-\mathrm{V}_{\text {DGND }}$ | ( $\mathrm{V}_{\mathrm{CC}}-0.5$ ) |  | 25.2 | V |
| Voltage Range, Negative Analog | $\mathrm{V}_{\text {SS }}-\mathrm{V}_{\text {DGND }}$ | -20.7 |  | 0 | V |
| Voltage Range, Digital | $\mathrm{V}_{\mathrm{CC}}-\mathrm{V}_{\text {DGND }}$ | 4.5 | 5 | 5.5 | V |
| Supply Current, SCLK $=5 \mathrm{MHz}$, | $\mathrm{I}_{\mathrm{DD}}, \mathrm{I}_{\mathrm{SS}}$ |  |  | $\pm 70$ | mA |
| $\mathrm{V}_{\mathrm{IL}}=0.8 \mathrm{~V}, \mathrm{~V}_{\mathrm{IH}}=2.4 \mathrm{~V}$ | $\mathrm{I}_{\mathrm{CC}}$ |  |  | 800 | $\mu \mathrm{A}$ |
| Supply Current, Quiescent, | $\mathrm{I}_{\mathrm{DD}}, \mathrm{I}_{\text {SS }}$ |  | - | $\pm 400$ | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{IL}}=0.8 \mathrm{~V}, \mathrm{~V}_{\mathrm{IH}}=2.4 \mathrm{~V}$ | $\mathrm{I}_{\mathrm{CC}}$ |  | - | 100 | $\mu \mathrm{A}$ |
| TEMPERATURE RANGE |  |  |  |  |  |
| Operating | $\mathrm{T}_{\text {MIN }}, \mathrm{T}_{\text {MAX }}$ | -25 |  | +85 | ${ }^{\circ} \mathrm{C}$ |
| Storage |  | -65 |  | +150 | ${ }^{\circ} \mathrm{C}$ |

## NOTES

${ }^{1}$ All minimum and maximum specifications are guaranteed, and specifications shown in boldface are tested on all production units at final electrical test. Results from those tests are used to calculate outgoing quality levels.
${ }^{2}$ Switch resistance matching is measured with zero volts at each analog input and refers to the difference between the maximum and minimum values.
Specifications subject to change without notice.

PIN FUNCTION DESCRIPTIONS

| Pin | Name | Description | Pin | Name | Description |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | PCLK | Parallel Clock Input | 23 | X8 | Analog Input (or Output) |
| 2 | SCLK | Serial Clock Input | 24 | X9 | Analog Input (or Output) |
| 3 | SIN | Serial Data Input | 25 | X10 | Analog Input (or Output) |
| 4 | $\mathrm{V}_{\text {SS }}$ | Negative Analog Power Supply | 26 | X11 | Analog Input (or Output) |
| 5 | NC | No Internal Connection | 27 | X12 | Analog Input (or Output) |
| 6 | NC | No Internal Connection | 28 | X13 | Analog Input (or Output) |
| 7 | Y15 | Analog Output (or Input) | 29 | X14 | Analog Output (or Input) |
| 8 | Y14 | Analog Output (or Input) | 30 | X15 | Analog Output (or Input) |
| 9 | Y13 | Analog Output (or Input) | 31 | Y0 | Analog Output (or Input) |
| 10 | Y12 | Analog Output (or Input) | 32 | Y1 | Analog Output (or Input) |
| 11 | Y11 | Analog Output (or Input) | 33 | Y2 | Analog Output (or Input) |
| 12 | Y10 | Analog Output (or Input) | 34 | Y3 | Analog Output (or Input) |
| 13 | Y9 | Analog Output (or Input) | 35 | Y4 | Analog Output (or Input) |
| 14 | Y8 | Analog Output (or Input) | 36 | Y5 | Analog Output (or Input) |
| 15 | X0 | Analog Input (or Output) | 37 | Y6 | Analog Output (or Input) |
| 16 | X1 | Analog Input (or Output) | 38 | Y7 | Analog Output (or Input) |
| 17 | X2 | Analog Input (or Output) | 39 | NC | No Internal Connection |
| 18 | X3 | Analog Input (or Output) | 40 | NC | No Internal Connection |
| 19 | X4 | Analog Input (or Output) | 41 | $\mathrm{V}_{\mathrm{DD}}$ | Positive Analog Power Supply |
| 20 | X5 | Analog Input (or Output) | 42 | $\mathrm{V}_{\mathrm{CC}}$ | Digital Power Supply |
| 21 | X6 | Analog Input (or Output) | 43 | DGND | Digital Ground |
| $\underline{22}$ | X7 | Analog Input (or Output) | 44 | SOUT | Serial Data Output: Positive True |

PIN CONFIGURATION


## TIMING CHARACTERISTICS ${ }^{1}\left(\mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{\text {min }}\right.$ to $\mathrm{T}_{\text {max, }}$, rated power supplies unless otherwise noted)

| Parameter | Symbol | Value | Units | Condition |
| :--- | :--- | :--- | :--- | :--- |
| Data Setup Time | $\mathrm{t}_{1}$ | 20 | ns | min |
| SCLK Pulsewidth | $\mathrm{t}_{2}$ | 100 | ns | min |
| Data Hold Time | $\mathrm{t}_{3}$ | 40 | ns | $\min$ |
| SCLK Pulse Separation | $\mathrm{t}_{4}$ | 100 | ns | $\min$ |
| SCLK to PCLK Delay | $\mathrm{t}_{5}$ | 65 | ns | min |
| SCLK to PCLK Delay and Release | $\left(\mathrm{t}_{5}+\mathrm{t}_{6}\right)$ | 5 | ms | max |
| PCLK Pulsewidth | $\mathrm{t}_{6}$ | 65 | ns | $\min$ |
| Propagation Delay, PCLK to Switches On or Off | - | 70 | ns | $\max$ |
| Data Load Time | - | 52 | $\mu \mathrm{~s}$ | $\mathrm{SCLK}=5 \mathrm{MHz}$ |
| SCLK Frequency | - | 20 | kHz | $\min$ |
| SCLK, PCLK Rise and Fall Times | - | 1 | $\mu \mathrm{~s}$ | $\max$ |

## NOTES

${ }^{1}$ Timing measurement reference level is 1.5 V .
Specifications subject to change without notice.

## TIMING DIAGRAM



OPERATION TRUTH TABLE

| Control Lines <br> PCLK |  | SCLK | SIN |
| :--- | :--- | :--- | :--- | SOUT

## Operation/Comment

No operation.
The data on the SIN line is loaded into the serial register; data clocked into the serial register 256 clocks ago appears at the SOUT output.
Data in the serial shift register transfers into the parallel latches which control the switch array.

## APPLICATIONS INFORMATION

## Loading Data

Data to control the switches is clocked serially into a 256 -bit shift register and then transferred in parallel to 256 bits of memory. The rising edge of SCLK, the serial clock input, loads data into the shift register. The first bit loaded via SIN, the serial data input, controls the switch at the intersection of row Y15 and column X15. The next bits control the remaining columns (down to X 0 ) of row Y 15 , and are followed by the bits for row Y14, and so on down to the data for the switch at the intersection of row Y0 and column X 0 . The shift register is dynamic, so there is a minimum clock rate, specified as 20 kHz .

After the shift register is filled with the new 256 bits of control data, PCLK is activated (pulsed low) to transfer the data to the parallel latches. Since the shift register is dynamic, there is a maximum time delay specified before the data is lost: PCLK must be activated and brought back high within 5 ms after filling the shift register. The switch control latches are static and will hold their data as long as power is applied.
To extend the number of switches in the array, you may cascade multiple AD75019s. The SOUT output is the end of the shift register, and may be directly connected to the SIN input of the next AD75019.

## Power Supply Sequencing and Bypassing

All junction-isolated parts operating on multiple power supplies require proper attention to supply sequencing. Because BiMOS II is a junction-isolated process, parasitic diodes exist between $\mathrm{V}_{\mathrm{DD}}$ and $\mathrm{V}_{\mathrm{CC}}$, and between $\mathrm{V}_{\mathrm{SS}}$ and DGND. As a result, $\mathrm{V}_{\mathrm{DD}}$ must always be greater than ( $\mathrm{V}_{\mathrm{CC}}-0.5 \mathrm{~V}$ ), and $\mathrm{V}_{\mathrm{SS}}$ must always be less than (DGND +0.5 V ).

If you can't ensure that system power supplies will sequence to meet these conditions, external Schottky (e.g., 1N5818) or silicon (e.g., 1N4001) diodes may be used. To protect the positive side, the anode would connect to $\mathrm{V}_{\mathrm{CC}}(\operatorname{Pin} 42)$ and the cathode to $\mathrm{V}_{\mathrm{DD}}$ (Pin 41). For the negative side, connect the anode to $\mathrm{V}_{\mathrm{SS}}(\operatorname{Pin} 4)$ and the cathode to DGND (Pin 43).

Each of the three power supply pins [ $\mathrm{V}_{\mathrm{DD}}$ (Pin 41), $\mathrm{V}_{\mathrm{CC}}$ (Pin 42) and $\mathrm{V}_{\mathrm{SS}}$ (Pin 4)] should be bypassed to DGND (Pin 43) through a $0.1 \mu \mathrm{~F}$ ceramic capacitor located close to the package pins.

## Transistor Count

AD75019 contains 5,472 transistors. This number may be used for calculating projected reliability.

ABSOLUTE MAXIMUM RATINGS*

|  | Min | Max | Units | Conditions |
| :--- | :--- | :--- | :--- | :--- |
| $\mathrm{V}_{\mathrm{DD}}$ to DGND | -0.5 | +25.2 | V |  |
| $\mathrm{~V}_{\mathrm{SS}}$ to DGND | -25.2 | +0.5 | V |  |
| $\mathrm{~V}_{\mathrm{CC}}$ to DGND | -0.5 | +7.0 | V |  |
| $\mathrm{~V}_{\mathrm{DD}}$ to $\mathrm{V}_{\mathrm{SS}}$ | -0.5 | +25.2 | V |  |
| $\mathrm{~V}_{\mathrm{CC}}$ to $\mathrm{V}_{\mathrm{SS}}$ | -0.5 | +25.2 | V |  |
| Digital Inputs to DGND | -0.3 | $\mathrm{~V}_{\mathrm{CC}}+0.5$ | V |  |
| Power Dissipation |  | 1.0 | W | $\mathrm{~T}_{\mathrm{A}} \leq 75^{\circ} \mathrm{C}$ |
| Operating Temperature Range | 0 | +70 | ${ }^{\circ} \mathrm{C}$ |  |
| Storage Temperature | -65 | +150 | ${ }^{\circ} \mathrm{C}$ |  |
| Lead Temperature |  | +300 | ${ }^{\circ} \mathrm{C}$ | Soldering, 10 sec |

*Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only; functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## CAUTION

ESD (electrostatic discharge) sensitive device. The digital control inputs are Zener protected; however, permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The protective foam should be discharged to the destination socket before devices are removed.

ORDERING GUIDE

| Model | Temperature Range | Package Option ${ }^{\star}$ |
| :--- | :--- | :--- |
| AD75019JP | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | P-44A |

* $\mathrm{P}=$ Plastic Leaded Chip Carrier (PLCC) Package.


## OUTLINE DIMENSIONS

Dimensions shown in inches and (mm).

## 44-Lead Plastic Leaded Chip Carrier

(P-44A)


This datasheet has been download from:
www.datasheetcatalog.com
Datasheets for electronics components.

