
SCBS701F - JULY 1997 - REVISED SEPTEMBER 2003

- Members of the Texas Instruments Widebus™ Family
- UBT [™] Transceivers Combine D-Type Latches and D-Type Flip-Flops for Operation in Transparent, Latched, or Clocked Mode
- Support Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V V_{CC})
- Support Unregulated Battery Operation Down to 2.7 V
- Typical V_{OLP} (Output Ground Bounce)
 <0.8 V at V_{CC} = 3.3 V, T_A = 25°C
- I_{off} and Power-Up 3-State Support Hot Insertion
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Distributed V_{CC} and GND Pins Minimize High-Speed Switching Noise
- Flow-Through Architecture Optimizes PCB Layout
- Latch-Up Performance Exceeds 500 mA Per JESD 17
- ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)
 - 1000-V Charged-Device Model (C101)

description/ordering information

The 'LVTH16500 devices are 18-bit universal bus transceivers designed for low-voltage (3.3-V) V_{CC} operation, but with the capability to provide a TTL interface to a 5-V system environment.

SN54LVTH16500 . . . WD PACKAGE SN74LVTH16500 . . . DGG OR DL PACKAGE (TOP VIEW)



ORDERING INFORMATION

TA	PACKAGE [†]		ORDERABLE PART NUMBER	TOP-SIDE MARKING
	SSOP - DL Tube SN74LVTH16500DL		SN74LVTH16500DL	1)/TU40500
	550P - DL	Tape and reel	SN74LVTH16500DLR	LVTH16500
−40°C to 85°C	TSSOP - DGG	Tape and reel	SN74LVTH16500DGGR	LVTH16500
	VFBGA – GQL	Town and made	SN74LVTH16500GQLR	11500
	VFBGA – ZQL (Pb-free)	Tape and reel	SN74LVTH16500ZQLR	LL500
-55°C to 125°C	CFP – WD	Tube	SNJ54LVTH16500WD	SNJ54LVTH16500WD

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus and UBT are trademarks of Texas Instruments



SCBS701F - JULY 1997 - REVISED SEPTEMBER 2003

description/ordering information (continued)

Data flow in each direction is controlled by output-enable (OEAB and OEBA), latch-enable (LEAB and LEBA), and clock (CLKAB and CLKBA) inputs. For A-to-B data flow, the devices operate in the transparent mode when LEAB is high. When LEAB is low, the A data is latched if CLKAB is held at a high or low logic level. If LEAB is low, the A data is stored in the latch/flip-flop on the high-to-low transition of CLKAB. OEAB is active high. When OEAB is high, the B-port outputs are active. When OEAB is low, the B-port outputs are in the high-impedance state.


Data flow for B to A is similar to that of A to B, but uses OEBA, LEBA, and CLKBA. The output enables are complementary (OEAB is active high and OEBA is active low).

Active bus-hold circuitry holds unused or undriven inputs at a valid logic state. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended.

When V_{CC} is between 0 and 1.5 V, the devices are in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.5 V, \overline{OE} should be tied to V_{CC} through a pullup resistor and OE should be tied to GND through a pulldown resistor; the minimum value of the resistor is determined by the current-sinking/current-sourcing capability of the driver.

These devices are fully specified for hot-insertion applications using I_{off} and power-up 3-state. The I_{off} circuitry disables the outputs, preventing damaging current backflow through the devices when they are powered down. The power-up 3-state circuitry places the outputs in the high-impedance state during power up and power down, which prevents driver conflict.

GQL OR ZQL PACKAGE (TOP VIEW)



terminal assignments

	1	2	3	4	5	6
Α	A1	LEAB	OEAB	GND	CLKAB	B1
В	А3	A2	GND	GND	B2	В3
С	A5	A4	Vcc	Vcc	B4	B5
D	A7	A6	GND	GND	B6	B7
Ε	A9	A8			B8	B9
F	A10	A11			B11	B10
G	A12	A13	GND	GND	B13	B12
Н	A14	A15	Vcc	Vcc	B15	B14
J	A16	A17	GND	GND	B17	B16
K	A18	OEBA	LEBA	GND	CLKBA	B18


SCBS701F - JULY 1997 - REVISED SEPTEMBER 2003

FUNCTION TABLE†

	INPUTS							
OEAB	LEAB	CLKAB	Α	В				
L	Χ	Χ	Χ	Z				
Н	Н	Χ	L	L				
Н	Н	Χ	Н	Н				
Н	L	\downarrow	L	L				
Н	L	\downarrow	Н	Н				
Н	L	Н	Χ	B ₀ ‡				
Н	L	L	Χ	В ₀ §				

[†] A-to-B data flow is shown: B-to-A flow is similar, but uses OEBA, LEBA, and CLKBA.

logic diagram (positive logic)



Pin numbers shown are for the DGG, DL, and WD packages.



[‡] Output level before the indicated steady-state input conditions were established

[§] Output level before the indicated steady-state input conditions were established, provided that CLKAB was low before LEAB went low

SCBS701F - JULY 1997 - REVISED SEPTEMBER 2003

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}	
Input voltage range, V _I (see Note 1)	–0.5 V to 7 V
Voltage range applied to any output in the high-impedance	
or power-off state, V _O (see Note 1)	–0.5 V to 7 V
Voltage range applied to any output in the high state, V _O (see Note 1)	
Current into any output in the low state, IO: SN54LVTH16500	96 mA
SN74LVTH16500	
Current into any output in the high state, IO (see Note 2): SN54LVTH16500	48 mA
SN74LVTH16500	64 mA
Input clamp current, I _{IK} (V _I < 0)	
Output clamp current, I _{OK} (V _O < 0)	
Package thermal impedance, θ _{JA} (see Note 3): DGG package	
DL package	56°C/W
GQL/ZQL package	
Storage temperature range, T _{stq}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 - 2. This current flows only when the output is in the high state and $V_O > V_{CC}$.
 - 3. The package thermal impedance is calculated in accordance with JESD 51-7.

recommended operating conditions (see Note 4)

			SN54LVTI	H16500	SN74LVTI	H16500	
			MIN	MAX	MIN	MAX	UNIT
Vcc	Supply voltage		2.7	3.6	2.7	3.6	V
VIH	High-level input voltage		2	N	2		V
V _{IL}	Low-level input voltage		0.8		8.0	V	
VI	Input voltage	4	5.5		5.5	V	
loн	High-level output current		1	-24		-32	mA
lOL	Low-level output current		22	48		64	mA
Δt/Δν	Input transition rise or fall rate	Outputs enabled	702	10		10	ns/V
Δt/ΔV _{CC}	Power-up ramp rate		200		200	·	μs/V
TA	Operating free-air temperature		-55	125	-40	85	°C

NOTE 4: All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

SCBS701F - JULY 1997 - REVISED SEPTEMBER 2003

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER			TEGT COMPLETIONS			6500	SN7	LINUT			
PAF	RAMETER	TEST CO	ONDITIONS	MIN	TYP†	MAX	MIN	TYP [†]	MAX	UNIT	
VIK		$V_{CC} = 2.7 \text{ V},$	I _I = -18 mA			-1.2			V		
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V},$	$I_{OH} = -100 \mu A$	V _{CC} -0	.2		V _{CC} -0	.2			
Warr		$V_{CC} = 2.7 \text{ V},$	$I_{OH} = -8 \text{ mA}$	2.4			2.4			.,	
VOH		V 2V	I _{OH} = -24 mA	2						V	
		V _{CC} = 3 V	$I_{OH} = -32 \text{ mA}$				2				
		V 27V	I _{OL} = 100 μA			0.2			0.2		
		V _{CC} = 2.7 V	I _{OL} = 24 mA			0.5			0.5		
\/-·	VCC = 3 V		I_{OL} = 16 mA			0.4			0.4	V	
VOL		N 2 V	I_{OL} = 32 mA			0.5			0.5	V	
		ACC = 3 A	I _{OL} = 48 mA			0.55					
			I _{OL} = 64 mA						0.55		
	Control innuts	$V_{CC} = 3.6 \text{ V},$	$V_I = V_{CC}$ or GND			±1			±1		
	Control inputs	$V_{CC} = 0 \text{ or } 3.6 \text{ V},$	V _I = 5.5 V			10			10		
lį	A or B ports‡	V _{CC} = 3.6 V	V _I = 5.5 V		7/2/	20			20	μΑ	
			$V_I = V_{CC}$	1			1				
			V _I = 0		50	-5			- 5		
l _{off}		$V_{CC} = 0$,	V_I or $V_O = 0$ to 4.5 V	(9				±100	μΑ	
		\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	V _I = 0.8 V	75	v		75				
l _l (hold)	A or B ports	VCC = 3 V	V _I = 2 V	-75	- 75			-75			
		V _{CC} = 3.6 V§,	$V_{I} = 0 \text{ to } 3.6 \text{ V}$	MA 2.4 2.4 2.4 2.4 2.4 2.4 2.4 2.4 2.4 2.4		±500					
lozpu		$\frac{V_{CC}}{OE/OE} = 0$ to 1.5 V, $V_{O} = 0$	0.5 V to 3 V,			±100*			±100	μА	
lozpd		$\frac{\text{V}_{CC}}{\text{OE}/\text{OE}} = 1.5 \text{ V to 0, V}_{O} = \frac{\text{OE}/\text{OE}}{\text{OE}/\text{OE}} = \frac{\text{don't care}}{\text{OE}/\text{OE}} = \frac{\text{V}_{CC}}{\text{OE}/\text{OE}} $	0.5 V to 3 V,			±100*			±100	μΑ	
		V _{CC} = 3.6 V,	Outputs high			0.19			0.19		
ICC		$I_{O} = 0$,	Outputs low			5			5	mA	
		$V_I = V_{CC}$ or GND	Outputs disabled			0.19			0.19		
		$V_{CC} = 3 \text{ V to } 3.6 \text{ V, One}$ Other inputs at V_{CC} or 0				0.2			0.2	mA	
Ci		V _I = 3 V or 0			4			4		pF	
C _{io}		V _O = 3 V or 0			10			10		pF	

^{*} On products compliant to MIL-PRF-38535, this parameter is not production tested.

[†] All typical values are at V_{CC} = 3.3 V, T_A = 25°C. ‡ Unused pins at V_{CC} or GND

[§] This is the bus-hold maximum dynamic current. It is the minimum overdrive current required to switch the input from one state to another.

[¶] This is the increase in supply current for each input that is at the specified TTL voltage level, rather than V_{CC} or GND.

SCBS701F - JULY 1997 - REVISED SEPTEMBER 2003

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

				SN54LVTH16500			5						
				V _{CC} = 3.3 V ± 0.3 V V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		UNIT			
				MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
fclock	Clock frequency				150		150		150		150	MHz	
	t _W Pulse duration	LE high		3.3		3.3		3.3		3.3			
^t W		CLK high or low		3.3		3.3		3.3		3.3		ns	
		A before CLKAB↓		3.1		3.1		2.9		2.9			
	t _{SU} Setup time	B before CLKBA↓		3.1	1	3.1		2.9		2.9			
tsu		A and D before LEL	CLK high	1.5	2	0.6		1.4		0.5		ns	
	A or B before LE↓	CLK low	3.1	000	2.5		2.9		2.3				
	Hald Co.	A or B after CLK↓		0.4	Q	0.4		0.4		0.4			
th	Hold time	A or B after LE↓		1.7		1.7		1.6		1.6		ns	

switching characteristics over recommended operating free-air temperature range, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)


					SN54LVTH16500			SN74LVTH16500					
PARAMETER	FROM (INPUT)			V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V			V _{CC} = 2.7 V		
			MIN	MAX	MIN	MAX	MIN	TYP [†]	MAX	MIN	MAX		
f _{max}			150		150		150			150		MHz	
tPLH	D or A	A == D	1.2	3.9		4.1	1.3	2.8	3.7		4		
tPHL	B or A	A or B	1.2	3.9	4	4.1	1.3	2.6	3.7		4	ns	
^t PLH	LEBA or LEAB		A D	1.4	5.5	YIA.	5.9	1.5	3.8	5.1		5.7	
^t PHL		A or B	1.4	5.5	74	5.9	1.5	3.8	5.1		5.7	ns	
^t PLH	CLKBA or	۸ ۵	1.2	5.3	,	6.1	1.3	3.6	5		5.9		
t _{PHL}	CLKAB	A or B	1.2	5.3		6.1	1.3	3.5	5		5.9	ns	
^t PZH		A D	1.2	5.1		5.8	1.3	3.6	4.8		5.5		
tPZL	OEBA or OEAB	OEBA or OEAB	A or B	1.2	5.1		5.8	1.3	3.6	4.8		5.5	ns
t _{PHZ}	OEBA or OEAB	A or B	1.6	6.1		6.6	1.7	4.5	5.8		6.3	ns	
t _{PLZ}	OLDA UI OEAB	AUB	1.6	6.1		6.6	1.7	4.1	5.8		6.3	115	

[†] All typical values are at $V_{CC} = 3.3 \text{ V}$, $T_A = 25^{\circ}\text{C}$.



SCBS701F - JULY 1997 - REVISED SEPTEMBER 2003

PARAMETER MEASUREMENT INFORMATION




NOTES: A. C_I includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_Q = 50 \,\Omega$, $t_f \leq 2.5 \,\text{ns}$.
- D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms

ZQL (R-PBGA-N56)

PLASTIC BALL GRID ARRAY




NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MO-225 variation BA.
- D. This package is lead-free. Refer to the 56 GQL package (drawing 4200583) for tin-lead (SnPb).



GQL (R-PBGA-N56)

PLASTIC BALL GRID ARRAY



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MO-225 variation BA.
- D. This package is tin-lead (SnPb). Refer to the 56 ZQL package (drawing 4204437) for lead-free.



DL (R-PDSO-G**)

48 PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MO-118

DGG (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

48 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

e
d
trol
work
d trol wo

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2004, Texas Instruments Incorporated

This datasheet has been download from:

www.datasheetcatalog.com

Datasheets for electronics components.