

- Operate From 1.65 V to 3.6 V
- Inputs Accept Voltages to 5.5 V
- Max t_{pd} of 7.4 ns at 3.3 V
- Typical V_{OLP} (Output Ground Bounce)
 <0.8 V at V_{CC} = 3.3 V, T_A = 25°C
- Typical V_{OHV} (Output V_{OH} Undershoot)
 >2 V at V_{CC} = 3.3 V, T_A = 25°C

SN54LVC652A . . . JT OR W PACKAGE SN74LVC652A . . . DB, DW, NS, OR PW PACKAGE (TOP VIEW)



- Support Mixed-Mode Signal Operation on All Ports (5-V Input/Output Voltage With 3.3-V V_{CC})
- I_{off} Supports Partial-Power-Down Mode Operation
- ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)
 - 1000-V Charged-Device Model (C101)

SN54LVC652A . . . FK PACKAGE (TOP VIEW)



NC - No internal connection

description/ordering information

The SN54LVC652A octal bus transceiver and register is designed for 2.7-V to 3.6-V V_{CC} operation, and the SN74LVC652A octal bus transceiver and register is designed for 1.65-V to 3.6-V V_{CC} operation.

ORDERING INFORMATION

TA	PACKA	GE†	ORDERABLE PART NUMBER	TOP-SIDE MARKING
	0010 011	Tube of 25	SN74LVC652ADW	11/00504
	SOIC – DW	Reel of 2000	SN74LVC652ADWR	LVC652A
	SOP - NS	Reel of 2000	SN74LVC652ANSR	LVC652A
-40°C to 85°C	SSOP – DB	Reel of 2000	SN74LVC652ADBR	LC652A
		Tube of 60	SN74LVC652APW	
	TSSOP - PW	Reel of 2000	SN74LVC652APWR	LC652A
		Reel of 250	SN74LVC652APWT	
	CDIP – JT	Tube of 15	SNJ54LVC652AJT	SNJ54LVC652AJT
−55°C to 125°C	CFP – W	Tube of 85	SNJ54LVC652AW	SNJ54LVC652AW
	LCCC – FK	Tube of 42	SNJ54LVC652AFK	SNJ54LVC652AFK

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



SN54LVC652A, SN74LVC652A OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS

SCAS303L - JANUARY 1993 - REVISED AUGUST 2003

description/ordering information (continued)

These devices consist of bus transceiver circuits, D-type flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the data bus or from the internal storage registers.

Output-enable (OEAB and $\overline{\text{OEBA}}$) inputs are provided to control the transceiver functions. Select-control (SAB and SBA) inputs are provided to select whether real-time or stored data is transferred. The circuitry used for select control eliminates the typical decoding glitch that occurs in a multiplexer during the transition between stored and real-time data. A low input selects real-time data, and a high input selects stored data. Figure 1 illustrates the four fundamental bus-management functions that are performed with the 'LVC652A devices.

Data on the A or B data bus, or both, is stored in the internal D-type flip-flops by low-to-high transitions at the appropriate clock (CLKAB or CLKBA) inputs, regardless of the select- or enable-control pins. When SAB and SBA are in the real-time transfer mode, it is possible to store data without using the internal D-type flip-flops by simultaneously enabling OEAB and OEBA. In this configuration, each output reinforces its input. When all other data sources to the two sets of bus lines are at high impedance, each set of bus lines remains at its last state.

Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators in a mixed 3.3-V/5-V system environment.

These devices are fully specified for partial-power-down applications using I_{off}. The I_{off} circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

To ensure the high-impedance state during power up or power down, $\overline{\text{OEBA}}$ should be tied to V_{CC} through a pullup resistor and OEAB should be tied to GND through a pulldown resistor; the minimum value of the resistor is determined by the current-sinking/current-sourcing capability of the driver.

FUNCTION TABLE

		INP	UTS			DATA	\ I/O†	
OEAB	OEBA	CLKAB	CLKBA	SAB	SBA	A1-A8	B1-B8	OPERATION OR FUNCTION
L	Н	H or L	H or L	Х	Χ	Input	Input	Isolation
L	Н	\uparrow	\uparrow	Χ	Χ	Input	Input	Store A and B data
Х	Н	1	H or L	Х	Χ	Input	Unspecified [‡]	Store A, hold B
Н	Н	\uparrow	\uparrow	X [‡]	Χ	Input	Output	Store A in both registers
L	Х	H or L	1	Х	Χ	Unspecified [‡]	Input	Hold A, store B
L	L	\uparrow	\uparrow	Χ	X‡	Output	Input	Store B in both registers
L	L	Х	Χ	Х	L	Output	Input	Real-time B data to A bus
L	L	Χ	H or L	Χ	Н	Output	Input	Stored B data to A bus
Н	Н	Х	Χ	L	Χ	Input	Output	Real-time A data to B bus
Н	Н	H or L	Χ	Н	Χ	Input	Output	Stored A data to B bus
Н	L	H or L	H or L	Н	Н	Output	Output	Stored A data to B bus and stored B data to A bus

[†] The data-output functions can be enabled or disabled by a variety of level combinations at OEAB or OEBA. Data-input functions always are enabled; i.e., data at the bus terminals is stored on every low-to-high transition of the clock inputs.



[‡] Select control = L; clocks can occur simultaneously.

Select control = H; clocks must be staggered to load both registers.





Figure 1. Bus-Management Functions



logic diagram (positive logic)



Pin numbers shown are for the DB, DW, JT, NS, PW, and W packages.



SN54LVC652A, SN74LVC652A OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS

SCAS303L - JANUARY 1993 - REVISED AUGUST 2003

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}		–0.5 V to 6.5 V
Input voltage range, V _I (see Note 1)		
Voltage range applied to any output in the high-	impedance or power-off state, VO	
(see Note 1)		–0.5 V to 6.5 V
Voltage range applied to any output in the high	or low state, V _O	
(see Notes 1 and 2)		$-0.5 \text{ V to V}_{CC} + 0.5 \text{ V}$
Input clamp current, I _{IK} (V _I < 0)		–50 mA
Output clamp current, I _{OK} (V _O < 0)		
Continuous output current, IO		±50 mA
Continuous current through V _{CC} or GND		±100 mA
Package thermal impedance, θ_{JA} (see Note 3):	DB package	
•••	DW package	46°C/W
	NS package	
	PW package	88°C/W
Storage temperature range, T _{stg}		–65°C to 150°C

NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

- 2. The value of V_{CC} is provided in the recommended operating conditions table.
- 3. The package thermal impedance is calculated in accordance with JESD 51-7.

recommended operating conditions (see Note 4)

			SN54LV	C652A	SN74L	/C652A		
			MIN	MAX	MIN	MAX	UNIT	
.,	0 1 1	Operating	2	3.6	1.65	3.6	.,	
VCC	Supply voltage	Data retention only	1.5		1.5		V	
		V _{CC} = 1.65 V to 1.95 V			0.65 × V _C C			
ViH	High-level input voltage	V _{CC} = 2.3 V to 2.7 V			1.7		V	
		V _{CC} = 2.7 V to 3.6 V	2		2			
		V _{CC} = 1.65 V to 1.95 V				$0.35 \times V_{CC}$		
VIL	Low-level input voltage	V _{CC} = 2.3 V to 2.7 V				0.7	V	
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$ 0.8			0.8			
٧ı	Input voltage	•	0	5.5	0	5.5	V	
.,		High or low state	0	Vcc	0	VCC		
VO	Output voltage	3-state	0	5.5	0	5.5	V	
		V _{CC} = 1.65 V				-4		
		V _{CC} = 2.3 V				-8	1 .	
ІОН	High-level output current	V _{CC} = 2.7 V		-12		-12	mA	
		V _{CC} = 3 V		-24		-24		
		V _{CC} = 1.65 V				4		
		V _{CC} = 2.3 V				8		
lol	Low-level output current	V _{CC} = 2.7 V		12		12	mA	
		VCC = 3 V		24		24		
Δt/Δν	Input transition rise or fall rate			5		5	ns/V	
T _A	Operating free-air temperature		-55	125	-40	85	°C	

NOTE 4: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

SN54LVC652A, SN74LVC652A OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS

SCAS303L - JANUARY 1993 - REVISED AUGUST 2003

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

				SN54	1LVC652	A	SN74	LVC652	A		
PARAMETER		TEST CONDITIONS	Vcc	MIN	TYP†	MAX	MIN	TYP [†]	MAX	UNIT	
		100 1	1.65 V to 3.6 V				V _{CC} -0.2				
		I _{OH} = -100 μA	2.7 V to 3.6 V	V _{CC} -0.2							
VOH		I _{OH} = -4 mA	1.65 V				1.2				
		I _{OH} = -8 mA	2.3 V				1.7			V	
		10 m A	2.7 V	2.2			2.2				
		I _{OH} = -12 mA	3 V	2.4			2.4				
		I _{OH} = -24 mA	3 V	2.2			2.2				
		1 100 1	1.65 V to 3.6 V						0.2		
		I _{OL} = 100 μA	2.7 V to 3.6 V			0.2					
\/~:		I _{OL} = 4 mA	1.65 V						0.45	V	
VOL		$I_{OL} = 8 \text{ mA}$	2.3 V						0.7	V	
		I _{OL} = 12 mA	2.7 V			0.4			0.4		
		I _{OL} = 24 mA	3 V			0.55			0.55		
П	Control inputs	V _I = 0 to 5.5 V	3.6 V			±5			±5	μΑ	
l _{off}		V_I or $V_O = 5.5 V$	0						±10	μΑ	
l _{OZ} ‡		V _O = 0 to 5.5 V	3.6 V			±15			±10	μА	
		V _I = V _{CC} or GND				10			10	_	
ICC		3.6 V ≤ V _I ≤ 5.5 V§ I _O =	= 0 3.6 V			10			10	μΑ	
Δl _{CC}		One input at V _{CC} – 0.6 \ Other inputs at V _{CC} or GND	2.7 V to 3.6 V			500			500	μА	
Ci	Control inputs	$V_I = V_{CC}$ or GND	3.3 V		4.5			4.5		pF	
C _{io}	A or B ports	$V_O = V_{CC}$ or GND	3.3 V		7.5			7.5		pF	

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 2)

			SN54LV	/C652A		
		V _{CC} = 2.7 V		VCC = 3.3 V ± 0.3 V		UNIT
		MIN	MAX	MIN	MAX	
fclock	Clock frequency		80		100	MHz
t _W	Pulse duration	3.3		3.3		ns
t _{su}	Setup time, data before CLK↑	1.6		1.5		ns
th	Hold time, data after CLK↑	0.5	·	1.5		ns



[†] All typical values are at V_{CC} = 3.3 V, T_A = 25°C. [‡] For I/O ports, the parameter I_{OZ} includes the input leakage current.

[§] This applies in the disabled state only.

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 2)

					SN74L\	/C652A					
		V _{CC} = 1.8 V			V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		UNIT		
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
fclock	Clock frequency		†		†		80		100	MHz	
t _W	Pulse duration	†		†		3.3		3.3		ns	
t _{su}	Setup time, data before CLK↑	†		†		1.9		1.9		ns	
th	Hold time, data after CLK↑	†		†		1.5		1.7		ns	

[†] This information was not available at the time of publication.

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figure 2)

				SN54LVC652A					
PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} =	2.7 V	V _{CC} = 3.3 V ± 0.3 V		UNIT		
			MIN	MAX	MIN	MAX			
f _{max}			80		100		MHz		
	A or B	B or A		7.8	1	7.4			
^t pd	CLK	A or B		8.4	1	8	ns		
·	SAB or SBA	B or A		9.6	1	8.7			
t _{en}	OEBA	Α		8.9	1	7.4	ns		
^t dis	OEBA	Α		8.1	1	7.5	ns		
t _{en}	OEAB	В		8.6	1	7.1	ns		
^t dis	OEAB	В		7.7	1	7.4	ns		

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figure 2)

		TO (OUTPUT)				SN74L\	/C652A				
PARAMETER	FROM (INPUT)			V _{CC} = 1.8 V ± 0.15 V		V _{CC} = 2.5 V ± 0.2 V		2.7 V	V _{CC} = 3.3 V ± 0.3 V		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
f _{max}			†		†		80		100		MHz
	A or B	B or A	†	†	†	†		7.8	1.5	7.4	
t _{pd}	CLK	A or B	†	†	†	†		8.4	1.5	8	ns
·	SAB or SBA	B or A	†	†	†	†		9.6	1.5	8.7	
t _{en}	OEBA	А	†	†	†	†		8.9	1.5	7.4	ns
^t dis	OEBA	А	†	†	†	†		8.1	1.5	7.5	ns
t _{en}	OEAB	В	†	†	†	†		8.6	1.5	7.1	ns
t _{dis}	OEAB	В	†	†	†	†		7.7	1.5	7.4	ns

[†] This information was not available at the time of publication.



SN54LVC652A, SN74LVC652A OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS SCAS303L - JANUARY 1993 - REVISED AUGUST 2003


operating characteristics, $T_A = 25^{\circ}C$

PARAMETER			TEST	V _{CC} = 1.8 V	V _{CC} = 2.5 V	V _{CC} = 3.3 V	UNIT	
	PARAMETER		CONDITIONS	TYP	TYP	TYP	UNIT	
C .	Power dissipation capacitance	Outputs enabled	f 40 MH=	†	†	84	pF	
Cpd	per transceiver	Outputs disabled	f = 10 MHz	†	†	9.5		

 $[\]ensuremath{^{\dagger}}$ This information was not available at the time of publication.




PARAMETER MEASUREMENT INFORMATION



TEST	S1
tPLH/tPHL	Open
tPLZ/tPZL	VLOAD
tPHZ/tPZH	GND

	INF	PUTS	V. V. O.			_	.,
VCC	VI	t _r /t _f	VM	VLOAD	CL	RL	V_Δ
1.8 V \pm 0.15 V	VCC	≤2 ns	V _{CC} /2	2×V _{CC}	30 pF	1 k Ω	0.15 V
2.5 V \pm 0.2 V	VCC	≤ 2 ns	V _{CC} /2	2×VCC	30 pF	500 Ω	0.15 V
2.7 V	2.7 V	≤2.5 ns	1.5 V	6 V	50 pF	500 Ω	0.3 V
3.3 V \pm 0.3 V	2.7 V	≤2.5 ns	1.5 V	6 V	50 pF	500 Ω	0.3 V



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω .
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpLz and tpHz are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G. tpLH and tpHL are the same as tpd.
- H. All parameters and waveforms are not applicable to all devices.

Figure 2. Load Circuit and Voltage Waveforms







ww.ti.com 4-Mar-2005

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp (3)
5962-9762701Q3A	ACTIVE	LCCC	FK	28	1	None	Call TI	Level-NC-NC-NC
5962-9762701QKA	ACTIVE	CFP	W	24	1	None	Call TI	Level-NC-NC-NC
5962-9762701QLA	ACTIVE	CDIP	JT	24	1	None	Call TI	Level-NC-NC-NC
SN74LVC652ADBLE	OBSOLETE	SSOP	DB	24		None	Call TI	Call TI
SN74LVC652ADBR	ACTIVE	SSOP	DB	24	2000	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1 YEAR/ Level-1-235C-UNLIM
SN74LVC652ADW	ACTIVE	SOIC	DW	24	25	Pb-Free (RoHS)	CU NIPDAU	Level-2-250C-1 YEAR/ Level-1-235C-UNLIM
SN74LVC652ADWR	ACTIVE	SOIC	DW	24	2000	Pb-Free (RoHS)	CU NIPDAU	Level-2-250C-1 YEAR/ Level-1-235C-UNLIM
SN74LVC652ANSR	ACTIVE	SO	NS	24	2000	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1 YEAR/ Level-1-235C-UNLIM
SN74LVC652APW	ACTIVE	TSSOP	PW	24	60	Pb-Free (RoHS)	CU NIPDAU	Level-1-250C-UNLIM
SN74LVC652APWLE	OBSOLETE	TSSOP	PW	24		None	Call TI	Call TI
SN74LVC652APWR	ACTIVE	TSSOP	PW	24	2000	Pb-Free (RoHS)	CU NIPDAU	Level-1-250C-UNLIM
SN74LVC652APWT	ACTIVE	TSSOP	PW	24	250	Pb-Free (RoHS)	CU NIPDAU	Level-1-250C-UNLIM
SNJ54LVC652AFK	ACTIVE	LCCC	FK	28	1	None	Call TI	Level-NC-NC-NC
SNJ54LVC652AJT	ACTIVE	CDIP	JT	24	1	None	Call TI	Level-NC-NC-NC
SNJ54LVC652AW	ACTIVE	CFP	W	24	1	None	Call TI	Level-NC-NC-NC

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - May not be currently available - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

None: Not yet available Lead (Pb-Free).

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Green (RoHS & no Sb/Br): TI defines "Green" to mean "Pb-Free" and in addition, uses package materials that do not contain halogens, including bromine (Br) or antimony (Sb) above 0.1% of total product weight.

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDECindustry standard classifications, and peak solder temperature.


Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

JT (R-GDIP-T**)

24 LEADS SHOWN

CERAMIC DUAL-IN-LINE




NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification.
- E. Falls within MIL STD 1835 GDIP3-T24, GDIP4-T28, and JEDEC MO-058 AA, MO-058 AB

W (R-GDFP-F24)

CERAMIC DUAL FLATPACK



- NOTES: A. All linear dimensions are in inches (millimeters).
 - B. This drawing is subject to change without notice.
 - C. This package can be hermetically sealed with a ceramic lid using glass frit.
 - D. Falls within MIL-STD-1835 GDFP2-F24 and JEDEC MO-070AD
 - E. Index point is provided on cap for terminal identification only.



FK (S-CQCC-N**)

28 TERMINAL SHOWN

LEADLESS CERAMIC CHIP CARRIER




NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a metal lid.
- D. The terminals are gold plated.
- E. Falls within JEDEC MS-004



DW (R-PDSO-G24)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-013 variation AD.



MECHANICAL DATA

NS (R-PDSO-G**)

14-PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



DB (R-PDSO-G**)

PLASTIC SMALL-OUTLINE

28 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-150

PW (R-PDSO-G**)

14 PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2005, Texas Instruments Incorporated

This datasheet has been download from:

www.datasheetcatalog.com

Datasheets for electronics components.