## SN54LVTH162244, SN74LVTH162244 3.3-V ABT 16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

SCBS258M - JUNE 1993 - REVISED SEPTEMBER 2003

<ul> <li>Members of the Texas Instruments Widebus™ Family</li> </ul>	SN54LVTH162244 WD PACKAGE SN74LVTH162244 DGG OR DL PACKAGE (TOP VIEW)
<ul> <li>Output Ports Have Equivalent 22-Ω Series Resistors, So No External Resistors Are Required</li> </ul>	$1 \overline{OE} \begin{bmatrix} 1 & 48 \\ 1 & 48 \end{bmatrix} 2 \overline{OE}$ $1 Y1 \begin{bmatrix} 2 & 47 \end{bmatrix} 1 A1$
<ul> <li>Support Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V V<sub>CC</sub>)</li> </ul>	1Y2 [ 3 46 ] 1A2 GND [ 4 45 ] GND 1Y3 [ 5 44 ] 1A3
<ul> <li>Support Unregulated Battery Operation Down to 2.7 V</li> </ul>	1Y4 [ 6 43 ] 1A4 V <sub>CC</sub> [ 7 42 ] V <sub>CC</sub>
<ul> <li>Typical V<sub>OLP</sub> (Output Ground Bounce)</li> <li>&lt;0.8 V at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C</li> </ul>	2Y1 [ 8 41 ] 2A1 2Y2 [ 9 40 ] 2A2
<ul> <li>I<sub>off</sub> and Power-Up 3-State Support Hot Insertion</li> </ul>	GND [ 10 39 ] GND 2Y3 [ 11 38 ] 2A3 2Y4 [ 12 37 ] 2A4
<ul> <li>Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors</li> </ul>	3Y1 [ 12 37 ] 2A4 3Y1 [ 13 36 ] 3A1 3Y2 [ 14 35 ] 3A2 GND [ 15 34 ] GND
<ul> <li>Distributed V<sub>CC</sub> and GND Pins Minimize High-Speed Switching Noise</li> </ul>	3Y3 [ 16 33 ] 3A3 3Y4 [ 17 32 ] 3A4
<ul> <li>Flow-Through Architecture Optimizes PCB Layout</li> </ul>	V <sub>CC</sub> [ 18 31 ] V <sub>CC</sub> 4Y1 [ 19 30 ] 4A1
<ul> <li>Latch-Up Performance Exceeds 500 mA Per JESD 17</li> </ul>	4Y2 [ 20 29 ] 4A2 GND [ 21 28 ] GND
<ul> <li>ESD Protection Exceeds JESD 22</li> <li>2000-V Human-Body Model (A114-A)</li> <li>200-V Machine Model (A115-A)</li> </ul>	4Y3 [ 22 27 ] 4A3 4Y4 [ 23 26 ] 4A4 4OE [ 24 25 ] 3OE

#### description/ordering information

The 'LVTH162244 devices are 16-bit buffers and line drivers designed for low-voltage (3.3-V) V<sub>CC</sub> operation, but with the capability to provide a TTL interface to a 5-V system environment. These devices can be used as four 4-bit buffers, two 8-bit buffers, or one 16-bit buffer. These devices provide true outputs and symmetrical active-low output-enable ( $\overline{OE}$ ) inputs.

TA	PACKAGE <sup>†</sup>		PACKAGE <sup>†</sup>		ORDERABLE PART NUMBER	TOP-SIDE MARKING			
-40°C to 85°C		Tube	SN74LVTH162244DL						
	SSOP – DL	Tape and reel	SN74LVTH162244DLR	LVTH162244					
	TSSOP – DGG	Tape and reel	SN74LVTH162244DGGR	LVTH162244					
	VFBGA – GQL	Tana and south	SN74LVTH162244KR	11.00.14					
	VFBGA – ZQL (Pb-free)	Tape and reel	74LVTH162244ZQLR	LL2244					
–55°C to 125°C	CFP – WD	Tube	SNJ54LVTH162244WD	SNJ54LVTH162244WD					

#### **ORDERING INFORMATION**

<sup>†</sup> Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus is a trademark of Texas Instruments.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



 $Copyright © 2003, Texas Instruments Incorporated \\ On products compliant to MIL-PRF-3853s, all parameters are tested \\ unless otherwise noted. On all other products, production \\ processing does not necessarily include testing of all parameters. \\$ 

### SN54LVTH162244, SN74LVTH162244 3.3-V ABT 16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS SCBS258M - JUNE 1993 - REVISED SEPTEMBER 2003

## description/ordering information (continued)


The outputs, which are designed to source or sink up to 12 mA, include equivalent 22-Ω series resistors to reduce overshoot and undershoot.

Active bus-hold circuitry holds unused or undriven inputs at a valid logic state. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended.

When V<sub>CC</sub> is between 0 and 1.5 V, the devices are in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.5 V,  $\overline{OE}$  should be tied to V<sub>CC</sub> through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

These devices are fully specified for hot-insertion applications using I<sub>off</sub> and power-up 3-state. The I<sub>off</sub> circuitry disables the outputs, preventing damaging current backflow through the devices when they are powered down. The power-up 3-state circuitry places the outputs in the high-impedance state during power up and power down, which prevents driver conflict.

#### **GQL OR ZQL PACKAGE** (TOP VIEW)



### terminal assignments

-	1	2	3	4	5	6
Α	1OE	NC	NC	NC	NC	2 <mark>0E</mark>
в	1Y2	1Y1	GND	GND	1A1	1A2
С	1Y4	1Y3	V <sub>CC</sub>	V <sub>CC</sub>	1A3	1A4
D	2Y2	2Y1	GND	GND	2A1	2A2
Е	2Y4	2Y3			2A3	2A4
F	3Y1	3Y2			3A2	3A1
G	3Y3	3Y4	GND	GND	3A4	3A3
н	4Y1	4Y2	VCC	VCC	4A2	4A1
J	4Y3	4Y4	GND	GND	4A4	4A3
κ	4OE	NC	NC	NC	NC	3 <mark>0E</mark>

NC - No internal connection


#### **FUNCTION TABLE** (each 4-bit buffer)

INP	JTS	OUTPUT
OE	Α	Y
L	Н	Н
L	L	L
Н	Х	Z



SCBS258M - JUNE 1993 - REVISED SEPTEMBER 2003

## logic diagram (positive logic)



Pin numbers shown are for the DGG, DL, and WD packages.

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, V <sub>CC</sub> –0.5 V Input voltage range, V <sub>I</sub> (see Note 1)–0.5	
Voltage range applied to any output in the high-impedance	V to 7 V
or power-off state, $V_{\Omega}$ (see Note 1) -0.5	V to 7 V
Voltage range applied to any output in the high state, V <sub>O</sub> (see Note 1)0.5 V to V <sub>C</sub>	
Current into any output in the low state, I <sub>O</sub>	. 30 mA
Current into any output in the high state, I <sub>O</sub> (see Note 2)	. 30 mA
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0)	
Output clamp current, $I_{OK}$ ( $V_O < 0$ )	–50 mA
Package thermal impedance, θ <sub>JA</sub> (see Note 3): DGG package	
DL package	
GQL/ZQL package	
Storage temperature range, T <sub>stg</sub> 65°C	

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. This current flows only when the output is in the high state and  $V_O > V_{CC}$ .

3. The package thermal impedance is calculated in accordance with JESD 51-7.



## SN54LVTH162244, SN74LVTH162244 3.3-V ABT 16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

SCBS258M - JUNE 1993 - REVISED SEPTEMBER 2003

### recommended operating conditions (see Note 4)

			SN54LVTH	162244	SN74LVTH	162244	
			MIN	MAX	MIN	MAX	UNIT
VCC	Supply voltage		2.7	3.6	2.7	3.6	V
VIH	High-level input voltage		2		2		V
VIL	Low-level input voltage		0.8		0.8	V	
VI	Input voltage		5.5		5.5	V	
ЮН	High-level output current			-12		-12	mA
IOL	Low-level output current			12		12	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	Outputs enabled		10		10	ns/V
Δt/ΔV <sub>CC</sub>	Power-up ramp rate		200		200		μs/V
Т <sub>А</sub>	Operating free-air temperature		-55	125	-40	85	°C

NOTE 4: All unused control inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

						244	SN74	LVTH16	2244		
PA	PARAMETER TEST CONDITIONS		MIN	TYP†	MAX	MIN	TYP†	MAX	UNIT		
VIK		V <sub>CC</sub> = 2.7 V,	I <sub>I</sub> = -18 mA			-1.2			-1.2	V	
VOH		$V_{CC} = 3 V,$	I <sub>OH</sub> = -12 mA	2			2			V	
VOL		$V_{CC} = 3 V,$	I <sub>OL</sub> = 12 mA			0.8			0.8	V	
		$V_{CC} = 0 \text{ or } 3.6 \text{ V},$	V <sub>I</sub> = 5.5 V			10			10		
	Control inputs	$V_{CC} = 3.6 V,$	$V_I = V_{CC} \text{ or } GND$			±1			±1		
1j	Dete innute		$V_I = V_{CC}$			1			1	μA	
	Data inputs	V <sub>CC</sub> = 3.6 V	$V_{I} = 0$			-5			-5		
loff		$V_{CC} = 0,$	$V_{I}$ or $V_{O} = 0$ to 4.5 V						±100	μA	
			V <sub>I</sub> = 0.8 V	75			75				
	d) Data inputs	$V_{CC} = 3 V$	V <sub>I</sub> = 2 V	-75			-75			μA	
l(hold)		V <sub>CC</sub> = 3.6 V‡,	$V_I = 0$ to 3.6 V						500 -750	μΛ	
IOZH	-	V <sub>CC</sub> = 3.6 V,	V <sub>O</sub> = 3 V			5			5	μΑ	
IOZL		V <sub>CC</sub> = 3.6 V,	V <sub>O</sub> = 0.5 V			-5			-5	μΑ	
IOZPU		$\frac{V_{CC}}{OE} = 0$ to 1.5 V, V <sub>O</sub> = OE = don't care	0.5 V to 3 V,		:	±100*			±100	μΑ	
IOZPD		$\frac{V_{CC}}{OE}$ = 1.5 V to 0, V <sub>O</sub> = OE = don't care	= 0.5 V to 3 V,		:	±100*			±100	μΑ	
		V <sub>CC</sub> = 3.6 V,	Outputs high			0.19			0.19		
ICC		$l_{O} = 0,$	Outputs low			5			5	mA	
		$V_{I} = V_{CC}$ or GND	Outputs disabled			0.19			0.19		
∆I <sub>CC</sub> §	$\Delta I_{CC}$ V <sub>CC</sub> = 3 V to 3.6 V, One input at V <sub>CC</sub> - 0.6 V, Other inputs at V <sub>CC</sub> or GND					0.2			0.2	mA	
Ci		V <sub>I</sub> = 3 V or 0			4			4		pF	
Co		V <sub>O</sub> = 3 V or 0			9			9		pF	

\* On products compliant to MIL-PRF-38535, this parameter is not production tested.

<sup>†</sup> All typical values are at  $V_{CC}$  = 3.3 V,  $T_A$  = 25°C. <sup>‡</sup> This is the bus-hold maximum dynamic current. It is the minimum overdrive current required to switch the input from one state to another. § This is the increase in supply current for each input that is at the specified TTL voltage level, rather than VCC or GND.



# SN54LVTH162244, SN74LVTH162244 3.3-V ABT 16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS SCBS258M – JUNE 1993 – REVISED SEPTEMBER 2003

## switching characteristics over recommended operating free-air temperature range, C<sub>L</sub> = 50 pF (unless otherwise noted) (see Figure 1)


			SN54LVTH162244			SN74LVTH162244							
PARAMETER	FROM (INPUT)	-	TO (OUTPUT)	۷ <sub>CC</sub> = ± 0.3		V <sub>CC</sub> =	2.7 V	V	CC = 3.3 ± 0.3 V	V	V <sub>CC</sub> =	2.7 V	UNIT
			MIN	MAX	MIN	MAX	MIN	TYP†	MAX	MIN	MAX		
<sup>t</sup> PLH	^	Y	1.1	4.6		5.1	1.4	3.4	4		4.8	~~	
<sup>t</sup> PHL	A	Ŷ	1.1	3.9		4.5	1.2	2.9	3.6		4.1	.1 ns	
<sup>t</sup> PZH	OE	Y	1.1	5.4		6.7	1.2	3.9	5.1		6.5		
<sup>t</sup> PZL	OE	Ŷ	1.3	4.9		6.1	1.4	3.8	4.5		5.8	ns	
<sup>t</sup> PHZ	OE	×	1.6	5.9		6.5	2.2	4.4	5		5.4		
<sup>t</sup> PLZ	OE	Ŷ	1	5.9		5.8	2	4.2	5		5.4	ns	
<sup>t</sup> sk(o)									0.5			ns	

 $^{\dagger}$  All typical values are at V\_CC = 3.3 V, T\_A = 25°C.



## SN54LVTH162244, SN74LVTH162244 3.3-V ABT 16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

SCBS258M – JUNE 1993 – REVISED SEPTEMBER 2003



#### PARAMETER MEASUREMENT INFORMATION

NOTES: A. Cl includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
  C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z<sub>O</sub> = 50 Ω, t<sub>f</sub> ≤ 2.5 ns. t<sub>f</sub> ≤ 2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



### **PACKAGING INFORMATION**

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
5962-9680901QXA	ACTIVE	CFP	WD	48	1	None	Call TI	Level-NC-NC-NC
5962-9680901VXA	ACTIVE	CFP	WD	48	1	None	Call TI	Level-NC-NC-NC
74LVTH162244ZQLR	ACTIVE	VFBGA	ZQL	56	1000	Pb-Free (RoHS)	SNAGCU	Level-1-260C-UNLIM
SN74LVTH162244DGGR	ACTIVE	TSSOP	DGG	48	2000	Pb-Free (RoHS)	CU NIPDAU	Level-1-250C-UNLIM
SN74LVTH162244DL	ACTIVE	SSOP	DL	48	25	None	CU NIPDAU	Level-1-235C-UNLIM
SN74LVTH162244DLR	ACTIVE	SSOP	DL	48	1000	None	CU NIPDAU	Level-1-235C-UNLIM
SN74LVTH162244KR	ACTIVE	VFBGA	GQL	56	1000	None	SNPB	Level-1-240C-UNLIM
SNJ54LVTH162244WD	ACTIVE	CFP	WD	48	1	None	Call TI	Level-NC-NC-NC

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> Eco Plan - May not be currently available - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

None: Not yet available Lead (Pb-Free).

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Green (RoHS & no Sb/Br): TI defines "Green" to mean "Pb-Free" and in addition, uses package materials that do not contain halogens, including bromine (Br) or antimony (Sb) above 0.1% of total product weight.

<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDECindustry standard classifications, and peak solder temperature.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## **MECHANICAL DATA**

MCFP010B - JANUARY 1995 - REVISED NOVEMBER 1997

#### **CERAMIC DUAL FLATPACK**

### WD (R-GDFP-F\*\*)

48 LEADS SHOWN




- NOTES: A. All linear dimensions are in inches (millimeters).
  - B. This drawing is subject to change without notice.
  - C. This package can be hermetically sealed with a ceramic lid using glass frit.
  - D. Index point is provided on cap for terminal identification only
  - E. Falls within MIL STD 1835: GDFP1-F48 and JEDEC MO-146AA
    - GDFP1-F56 and JEDEC MO-146AB



ZQL (R-PBGA-N56)

PLASTIC BALL GRID ARRAY



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.


C. Falls within JEDEC MO-225 variation BA.

D. This package is lead-free. Refer to the 56 GQL package (drawing 4200583) for tin-lead (SnPb).



GQL (R-PBGA-N56)

PLASTIC BALL GRID ARRAY



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Falls within JEDEC MO-225 variation BA.

D. This package is tin-lead (SnPb). Refer to the 56 ZQL package (drawing 4204437) for lead-free.



# **MECHANICAL DATA**

MSSO001C - JANUARY 1995 - REVISED DECEMBER 2001

#### PLASTIC SMALL-OUTLINE PACKAGE

48 PINS SHOWN

DL (R-PDSO-G\*\*)



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MO-118



# **MECHANICAL DATA**

MTSS003D - JANUARY 1995 - REVISED JANUARY 1998

### DGG (R-PDSO-G\*\*)

### PLASTIC SMALL-OUTLINE PACKAGE

**48 PINS SHOWN** 



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-153



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address:

Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2005, Texas Instruments Incorporated

This datasheet has been download from:

www.datasheetcatalog.com

Datasheets for electronics components.