Designer's™ Data Sheet

TMOS E-FET™ High Energy Power FET D2PAK for Surface Mount

N-Channel Enhancement-Mode Silicon Gate

The D²PAK package has the capability of housing a larger die than any existing surface mount package which allows it to be used in applications that require the use of surface mount components with higher power and lower R_{DS(on)} capabilities. This high voltage MOSFET uses an advanced termination scheme to provide enhanced voltage—blocking capability without degrading performance over time. In addition, this advanced TMOS E–FET is designed to withstand high energy in the avalanche and commutation modes. This new energy efficient design also offers a drain—to—source diode with a fast recovery time. Designed for low voltage, high speed switching applications in power supplies, converters, PWM motor controls, these devices are particularly well suited for bridge circuits where diode speed and commutating safe operating areas are critical and offer additional safety margin against unexpected voltage transients.

- Robust High Voltage Termination
- Avalanche Energy Specified
- Source-to-Drain Diode Recovery Time Comparable to a Discrete Fast Recovery Diode
- · Diode is Characterized for Use in Bridge Circuits
- IDSS and VDS(on) Specified at Elevated Temperature
- Short Heatsink Tab Manufactured Not Sheared
- Specifically Designed Leadframe for Maximum Power Dissipation
- Available in 24 mm 13-inch/800 Unit Tape & Reel, Add T4 Suffix to Part Number

MAXIMUM RATINGS (T_J = 25°C unless otherwise noted)

Rating	Symbol	Value	Unit
Drain-to-Source Voltage	VDSS	500	Vdc
Drain-to-Gate Voltage (RGS = 1.0 M Ω)	V _{DGR}	500	Vdc
Gate–to–Source Voltage – Continuous – Non–repetitive (tp ≤ 10 ms)	V _G S V _G SM	±20 ±40	Vdc Vpk
Drain Current — Continuous @ $T_C = 25^{\circ}C$ — Continuous @ $T_C = 100^{\circ}C$ — Single Pulse (tp $\leq 10 \mu s$)	I _D I _D	8.0 5.0 32	Adc Apk
Total Power Dissipation @ T _C = 25°C Derate above 25°C	P _D	125 1.0	Watts W/°C
Operating and Storage Temperature Range	T _J , T _{stg}	-55 to 150	°C
Single Pulse Drain–to–Source Avalanche Energy – STARTING T $_{J}$ = 25°C (V $_{DD}$ = 25 Vdc, V $_{GS}$ = 10 Vdc, PEAK I $_{L}$ = 8.0 Apk, L = 16 mH, R $_{G}$ = 25 Ω)	E _{AS}	510	mJ
Thermal Resistance - Junction-to-Case - Junction-to-Ambient - Junction-to-Ambient (1)	R _θ JC R _θ JA R _θ JA	1.0 62.5 50	°C/W
Maximum Lead Temperature for Soldering Purposes, 1/8" from Case for 5 sec.	TL	260	°C

⁽¹⁾ When surface mounted to an FR4 board using the minimum recommended pad size.


This document contains information on a new product. Specifications and information herein are subject to change without notice.


E-FET and Designer's are trademarks of Motorola, Inc. TMOS is a registered trademark of Motorola, Inc.

REV 1

MTB8N50E

TMOS POWER FET 8.0 AMPERES 500 VOLTS RDS(on) = 0.8 OHM







MTB8N50E

ELECTRICAL CHARACTERISTICS ($T_C = 25$ °C unless otherwise noted)

Characteristic		Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS						
Drain–to–Source Breakdown Voltage (V _{GS} = 0 Vdc, I _D = 250 μAdc) Temperature Coefficient (Positive)		V(BR)DSS	500 —	— 500	_ _	Vdc mV/°C
Zero Gate Voltage Drain Current (V _{DS} = 500 Vdc, V _{GS} = 0 Vdc) (V _{DS} = 400 Vdc, V _{GS} = 0 Vdc, T	IDSS			10 100	μAdc	
Gate-Body Leakage Current (VGS = ±20 Vdc, VDS = 0 Vdc)	I _{GSS}	_	_	100	nAdc	
ON CHARACTERISTICS (1)						
Gate Threshold Voltage (V _{DS} = V _{GS} , I _D = 250 μAdc) Threshold Temperature Coefficien	VGS(th)	2.0 —	3.0 6.3	4.0 —	Vdc mV/°C	
Static Drain-to-Source On-Resista (V _{GS} = 10 Vdc, I _D = 4.0 Adc)	R _{DS(on)}	_	0.6	0.8	Ohms	
Drain-to-Source On-Voltage ($V_{GS} = 10 \text{ Vdc}$) ($I_D = 8.0 \text{ Adc}$) ($I_D = 4.0 \text{ Adc}$, $T_J = 125$ °C)		V _{DS(on)}			7.2 6.4	Vdc
Forward Transconductance (V _{DS} = 15 Vdc, I _D = 4.0 Adc)		9FS	4.0	_	_	mhos
DYNAMIC CHARACTERISTICS						
Input Capacitance		C _{iss}	1	1450	1680	pF
Output Capacitance	$(V_{DS} = 25 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, f = 1.0 \text{ MHz})$	C _{oss}	_	190	264]
Transfer Capacitance	,	C _{rss}	_	45.4	144	1
SWITCHING CHARACTERISTICS (2	2)					
Turn-On Delay Time		^t d(on)	-	15	50	ns
Rise Time	(R _{Gon} = 9.1 Ω)	t _r	ĺ	33	72	
Turn-Off Delay Time	(NGon = 3.1 32)	^t d(off)	1	40	150	
Fall Time		t _f	_	32	60	
Gate Charge		QT	_	40	64	nC
(see Figure 8)	$(V_{DS} = 400 \text{ Vdc}, I_{D} = 8.0 \text{ Adc}, V_{GS} = 10 \text{ Vdc})$	Q ₁		8.0	_	
		Q ₂	_	17	_]
		Q_3		17.3	_	
SOURCE-DRAIN DIODE CHARACT	ERISTICS					
Forward On-Voltage		V _{SD}				Vdc
$(I_S = 8.0 \text{ Adc}, V_{GS} = 0 \text{ Vdc})$			1	1.2	2.0	
$(I_S = 8.0 \text{ Adc}, V_{GS} = 0 \text{ Vdc}, T_J = 125^{\circ}\text{C})$			1	1.1	1	
Reverse Recovery Time	(I _S = 8.0 Adc, V _{GS} = 0 Vdc, dI _S /dt = 100 A/μs)	t _{rr}	1	320	1	ns
		t _a	_	179	_]
		t _b	_	141	_	
Reverse Recovery Stored Charge		Q _{RR}	_	3.0	_	μС
NTERNAL PACKAGE INDUCTANC	E					
Internal Drain Inductance (Measured from the drain lead 0.2	L _D		4.5		nH	
Internal Source Inductance	LS]	

⁽¹⁾ Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2.0%.
(2) Switching characteristics are independent of operating junction temperature.

TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On–Resistance versus Drain Current and Temperature




Figure 4. On–Resistance versus Drain Current and Gate Voltage




Figure 5. On–Resistance Variation with Temperature





Figure 6. Drain-to-Source Leakage Current versus Voltage

TYPICAL ELECTRICAL CHARACTERISTICS



GATE-TO-SOURCE OR DRAIN-TO-SOURCE VOLTAGE (VOLTS)




Figure 8. High Voltage Capacitance Variation






Figure 9. Gate-to-Source and Drain-to-Source Voltage versus Total Charge




Figure 10. Resistive Switching Time Variation versus Gate Resistance




Figure 11. Diode Forward Voltage versus Current




Figure 12. Maximum Rated Forward Biased Safe Operating Area




Figure 13. Maximum Avalanche Energy versus Starting Junction Temperature





Figure 14. Thermal Response

PACKAGE DIMENSIONS



NOTES

- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
- 2. CONTROLLING DIMENSION: INCH.

	INCHES		MILLIMETERS		
DIM	MIN	MAX	MIN	MAX	
Α	0.340	0.380	8.64	9.65	
В	0.380	0.405	9.65	10.29	
С	0.160	0.190	4.06	4.83	
D	0.020	0.035	0.51	0.89	
Е	0.045	0.055	1.14	1.40	
G	0.100 BSC		2.54 BSC		
Н	0.080	0.110	2.03	2.79	
J	0.018	0.025	0.46	0.64	
K	0.090	0.110	2.29	2.79	
S	0.575	0.625	14.60	15.88	
٧	0.045	0.055	1.14	1.40	

STYLE 2: PIN 1. GATE

2. DRAIN

3. SOURCE

CASE 418B-02 **ISSUE B**

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typical parameters, including or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and (M) are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

How to reach us:

USA/EUROPE/Locations Not Listed: Motorola Literature Distribution; P.O. Box 5405, Denver, Colorado 80217. 303-675-2140 or 1-800-441-2447

Mfax™: RMFAX0@email.sps.mot.com – TOUCHTONE 602–244–6609 INTERNET: http://Design-NET.com

JAPAN: Nippon Motorola Ltd.; Tatsumi-SPD-JLDC, 6F Seibu-Butsuryu-Center, 3-14-2 Tatsumi Koto-Ku, Tokyo 135, Japan. 81-3-3521-8315

ASIA/PACIFIC: Motorola Semiconductors H.K. Ltd.; 8B Tai Ping Industrial Park, 51 Ting Kok Road, Tai Po, N.T., Hong Kong. 852-26629298



MTB8N50E/D

This datasheet has been download from:

www.datasheetcatalog.com

Datasheets for electronics components.